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Hardware Description Languages (HDL) provide a convenient medium of 
inputting the design details into a design automation system. This re-
port gives the details of one such language. Digital 5ystems Design 
Language (DOL). nelected for integration into the Computer Aided Design 
and Test System (CADAT) of the Electronics and Controls Laboratory. 
Chapter 2 provides the language details, Chapter 3 discusses the 
translator p,rogram and Chapter 4 discusses the Simulator Program. Some 
example descriptions are provided in Clmpter 5. A tutorial on Hardware 
Description Languages is provided in the Appendix. An exhaustive bibli-
ography for some of the literature in this area is 3lso provided in the 
Appendix. Readers not familiar with any HDL are referred to the Appendix 
before reading the rest of the report. 
The Simulator and Translator Programs are currently being tested on 
SEL-32 Computer System and hence. the complete deck set up details for 





2. THE LANGUAGE [31]* 
DDL was introduced in 1967 by Duley and Dietmeyer [33]. A trans-
lator and a simulator are written for a subset of this language in IFTRAN, 
an extended version of FORTRAN [35,36]. These programs are implemented 
in FORTRAN on SEL 32 Computer System. The translator. <P..D.LTRNt ,translates 
a DDL description into a set of Boolean equations and register-transfer 
statements. The simulator (DDLSIM) enables the system designer to verify 
his design. The output of the translator is an input to the simulator. 
Simulation parameters are to be input by the designer. In DOL the struc-
tural elements are explicitly declared. At the lower )ev~~ <?,f, ,dl!,sC::,t;iption, 
functional and structural elements correspond directly to the actual 
elements of the system. DDL is highly suitable for describing the system 
at the gate, register transfer and major combinational block level. 
The logical statements can be formed using the available primitive 
operators. The functional specification of the system consists of these 
logical statements, in blocks. The statements describe the state tran-
sitions of a finite state machine controlling the processes of the in-
tended algorithm. Lhe block then appears as an automaton. 
Parallel operations are permitted. Synchronous behavior is described 
by either identifying the pulses or by including delay elements described 
in terms of mUltiples of clock pulses. Asynchronous behavior is modelled 
by using conditional statements. Data paths can be explicitly declared 
by using terminal declarations. 




DDL is a "block-oriented" language; the blocks of a DOL description 
usually correspond to natural divisions (blocks) of the hardware being 
described. Thus a computer may have a major block called an "ALU," 
which contains a block called "adder," which consists of interconnected 
logic blocks called "full-adders." This nested view of the hardware can 
be directly reflected in the DDL description of the computer. 
Both facility declarations and operations can appear w~thin the body 
of the more complex declarations that have a heading part. Identifiers 
declared within such complex declarations are said to be local facilities 
of that declaration, and are global facilities of complex declarations 
that appear in the body of the encompassing declaration. Other complex 
declarations that parallel the encompassing declaration cannot control 
or sense such facilities. Operations can reference only facilities that 
are local or global to the block in which they appear. Thus the same 
identifier may be declared in more than one parallel block without 
ambiguity. 
Figure 2-1 illustrates some of the possibilities. Facilities A, B, 
and C are declared facilities of the overall block named SYSTEM. These 
facilities are global to all blocks within SYSTEM; any or all of these 
blocks may control or sense the states of facilities A, B, and C. Hence 
A, B, and C are said to be public facilities. Facilities D and E are 
local to SUBSYSTEM I, global to PART 1 and PART 2. SUBSYSTEM 2 and its 
inner blocks are not aware that facilities D and E exist; no reference 
to D and E may appear in the description of SUBSYSTEM 2. 
Facilities II and I are local to PART 1; no other block of Fig. 2-1 
may control or sense these facilities. PART 2 has its own facility I 
which may be of a very different hardware nature than facility I of 
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SYSTEM 
FacIlities A, B, C 
SUBSYSTEM I SUBSYSTEM 2 
Facllllles D,E FacIlities F,G 
PART I PART 2 ASSEMBLY 
---
FacIlities Facilities FacIlities 
H, [ [,J J,K 
CARD 
.1 Facilllles I 
K,L 
PART 1. PART 1 and PART 2 each control and sense their own facility I • 
Similarly, PART 2 controls and senses its local facility J as does 
ASSE}mLY for its local facility J, which is global to CARD and hence can 
be controlled and sensed by CARD. References to K within CARD pertain to 
the most locally declared facility K, e.g., the one declared within CARD. 
Permitting the same identifier to be used in parallel blocks allows 
designers working in parallel on the blocks to select without restriction 
names that appeal to them. If parallel blocks must communicate, facilities 
global to them must be established and assigned unique names. The de-
signers of the parallel blocks must know and use these global names. Thus 
in Fig. 2-1 SUBSYSTEM 1 and SUBSYSTEM 2 may communicate via A, B, or C. 
PART 1 and PART 2 may communicate via D or E, or via A, B, or C. 
-5-
2.1 SYNTAX RULES 
VARIABLES: 
Variable name may contain 1 to 8 characters, the first of which must 





Constants take the general form nRk. n is the number in base R (R~D for 
decimal, 0 for octal). k is the number of bits required for the repre-
sentation\k ~ 32. k is decimal. 
Examples: 








2.2 DECLARATION STATEMENTS 
The general format of a declaration statement is <DT> body. 
The declaration type (device) is enclosed in angle brackets and the period 
terminates the declaration. Body consists of a list of items separated by 









TErminal Sets of wires 
REgisters Sets of synchronized flip-flops 
MEmory Sets of synchronized flip-flops 
LAtches Sets of asynchronous latches 
TIme Clock 
DElay Delay elements 
BOolean Combinational logic 
ELement Off-the.shelf components 
The device type can be abbreviated to the first two characters. 
Examples: 
<TE> X, Y(4), Z(O:2), W(3,4:1), A(12) = B t C(O:10) identifies 
a single wire X, four wires Yl , Y2, Y3; Y4 with YI on the left, 3 
wires ZO' Zl' Z2 and 12 wires corresponding to W, placed in 3 rows, ith 
row of wires numbered Wi4 , Wi3 , Wi2 , Wil• The subscripts always have a 
left to right interpretation. A single subscript n indicates the range 
1 to n while a range n:m indicates n to m left to right. In the above 
declaration, Al is also named Bt A(2:l2) are named C(O:10). t is the 
concatenation operator. The concatenation of Band C is a 12 bit 
terminal A with the most significant bit same as that of B and the 
least significant 11 bits same as those of C. 
'-'1 
REgister and LAtch DECLARATIONS 
<RE> IR(16) = OP(O:3) t IX(1:3) t ADRS(9) , X(12). declares 
a 16 bit register IR and a 12 bit register X. 
IR is identified with 3 subregisters OP, IX and ADRS. 
<LA> BUF(4). 
declares a set of 4 latches BUF. 
-7-
<RE> A(8). 
declares an 8 bit register, bits numbered from 1 to 8, left to right. 
MEmory DECLARATION 
<ME> H(X:Y). 
declares X words (numbered from 0 to X-l) of Y bits each (numbered 1 
through Y). 
<ME> MP(2s6:8). 
declares a 256 word memory, 8 bits/word. 
References to the memory must be of the form M(MAR) where MAR is 
the same register in all references to M. MAR is declared in a RE 
declaration. Only full words may be accessed from memories. 
TIme DECLARATION 
<TI> A(lE-6), Q(20E-9) $2$. 
declares a single phase clock A with a 1 microsecond period and a two-
phase clock Q with 20 nanosecond period. 
<TI> P. 
declares a single phase clock with an arbitrary time period (unit). 
DElay DECLARATION 
<DE> P(lOE-9), Q(sE-7). 
declares two delays P with 10 nanoseconds and Q with .5 microsecond. 
The context in which the DElay element is reference~ determines whether 
its input or output terminal is used. 
BOolean DECLARATION 
Examples: 
<BO> Identifier Boolean expression. 
<TE> A, B(s),. C(0:4), D(6, 5:1). 





declares that the fourth row of D is formed by ORing terminals Band C 
. 1. e. (D45 = B1 + Co etc.) bit by bit; the fifth row of D is a bit by obit 
A.~D of A and B. Since A is 1 wire and B is a set of 5 wires, A is fanned 
out to combine with each bit of B. 
ELement DECLARATION 
Enables the description of an element in the system whose logical 
specifications are unknown or impertinent. 
For example, 
<EL> JKFF (Ql,NQl: C, Jl, Kl), COL~T (K(5:l), ZERO: 
UPDWN, CLK). 
declares an element JKFF with 3 inputs C,Jl,Kl and two output Ql and 
NQl; ancl ~a element COUNT with two inputs and 6 outputs. The only 
information available on these black boxes is the input/output terminals. 
2.3 OPERATIONS 
Table 2.1(a) shows the operations allowed and their hierarchy; 
Table 2.l(b) shows three special operators. "=" is used to show the 
connections while <- indicates a data transfer from one facility to the 
other -> is equivalent to a "GOTO', used to show a state transition. 
The extension operator "$" creates k copies of the terminal or 
terminal set offered as its left operand. 
The selection operator' selectively complements, or not comple-
ments the bits of the facility (left hand operand) depending on the 
value of the corresponding bit in kOn is a 0 or 1. 
... 
.. -~ .... -......... " ---
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ORIGINAl: PAGE' 19 
OF. POOR QUALITY 
For example AI lODS is equivalent to 
1 -t>-
2 
A 3 I> A'OlOlO 
4 
5 C>. 
The operator preceding the reduction operator (/) determines the 
nature of the reduction on the right hand operand of /. Six types of 
reductions are possible. For ex~ple, given a signal At 
*/ A ilIIpl1es 
A 
If A is a 3 bit signal, 


















ORtGtNAL PAGE 19 
OF POOR QUALITY 
Boolean expre~sions (Be) can be formed by using the operators and 
variables in the usual ~4nner. Paranthesis could be used where there is 
an atibiguity. The expressions are evaluated from left to right follow-
ing the operator hierarchy. 
Conditional operations have the format 
!BE! OP l' or 
!BE! OP I jOP2• 
The first form implies: If the value of BE is 1, perfJrm OP I : the 
second form implies: If BE is 1. perform OP I else pl?rform OP2• "If 
then" operations can be nested: 
2.4 IF - VALUE CLAUSE 
tI." is used for "IF" and "itva" is used for the value in an IF-value 
clause. For example; 
B - C #0 DO #1 01 .2 02. 
i~plies that DO is connected to B if the value of C is O. 01 is connected 
to B if the value of C is 1. etc. 
I~g another example. 
Ix #002 A<-B #1D2 A<-C ~202 A<-AB #302 A<-AC. 
describes a 4 way conditional transfer operation into A depending on the 




value of X. 
2. 5 IDE~TI FI ER 
IDentifier declar~tion enables the naming of a group of operations 
so that they do not have to be written repeatedly (equi'/alent to HACROs). 
The gener~l foreat of IDentifier declaration is, 
<ID> list 
where list takes the form 
id • compound facility 
id • (CSOP) 
For example. <ID> X • C(2:10) tl. names the cocpound facility t(2:10)tl 
to be X. Then, any reference to· X is expanded into C(2:10)t. 
For example,S = ReX. is equivalent to S· R • C (2:10) tl. 
(A comoatible set of operations (CSOP) is a set of operations 
separated by commas. It must be possible for the hardware to perform 
all these operations simultaneously.) 
The order in which the operations are listed ~s of no consequence. 
For example. 
<ID> A - (Y <- X, Z <- ZC2:5) tAZCI». 
B • (Y <- X. Z<- V). 
names two CSOPS. Note that the operations Y <- X and Z <- Y i~ Bare 
simultaneous and are compatible. 
2.6 OPERATOR DECLARATIOIT 
Blocks of combinational circuitry can be defined with the OPerator 
declaration. The body of the OPerator declaration consists of a BOolean 
declaration and perhaps a TErminal declaration. Boolean equations in 
the body of the BOolean declaration include Boolean expressions which 
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may involve conditions and be relatively complex. References in these 
Boolean equations may be made to (1) facilities global to the OPerator 
l declaration. (2) local terminals declared within the OPerator declara-
tion by a TErminal delcaration. and (3) terminals delcared and dimenslon-
ed in the head of the OPerator declaration. The TErminal declaration 
may be used to define local terminals of the operator. and must be used 
to dicension "dummy" identifiers listed in the heading. if any. 
The head of the Operator declaration consists of one or a list 
(separated by commas) of identifiers with or without an argument list 
enclosed in SSt with or without parenthetic subscript ranges. Permitted 
syntactic forms for heads are: 
id l • id2(i2). id3 $ Xl' X2.···XkS. id4 (i4)$ 
Xl' X2••• Xk$ 
when! subscript ranges can also be placed within the parenthesis. The 
identifiers narne the combinational logic blocks and their output termi-
nals. Par~nthetic integers dimension the output terminal sets with the 
same syntax and secantics as in TErminal declarations. The arguments 
are local d~y identifiers of input terminals of the combinational 
blocks. Such dummy identifiers must be dimensioned via a local terminal 
declaration within the OPerator body. 
As an example of a time-shared operator block. ALU is declared 
below. This combin:ltional block is able to add two 16-bit binary 
sequences presented to it on lines X and Y or form their bit-by-bit 
EXCLUSIVE-OR. Input signal F determines which task is performed. TIle 
carry into rightmost full-adder must also be presented to the unit. 
<OP> ALU(16) $ X,Y, CIN, FS 







<BO> C-X*Y + cct CIN* (X+Y). 
ALU • (: F! X@Y@ cctCIN; X@ye) •• (.md of BO. end of OP) 
.. 
Note the inline comment capability of DDL (end of BO. end of OP). 
Suppose the following declaration is global to ALU. 
<RE> ACC(l6). HBR(16). COUNT (12). 
we can define several operations using ALU as following: 
!LDA! ACC <- ALU$O.MBR,O.O$ 
!ADD! ACC <- ALU$ACC,MBR,O,l$ 
!SUB! ACC <- ALU$ACC,hXBR,l.l$ 
!KNT! COUNT<-ALU(5:16) $OD4tCOL~T,O.1.1$ 
!XOR! ACC <-ALU$ACC.MBR.O,O$ 
2.7 STATE DECLARATION 
..--,.--. -~ . 
DDL views the operation sequencing (control) circuitry as a finite 
state machine. Each state (step) of the control circuitry is described 
by a STate declaration: 
<5T>5tate List. 
State list consists of a list of state statements (without separa-
ting commas). Each state statement has one of the following forms: 
Sid (n): csop. 
Sid (n): Be: csop. 
Sid is a simple unsubscripted identifier. n is the decimal state 
assignment.csops include the state change operations using the state 
transition operator ->. 
In the first form, csop is performed whenever tlie automaton is in 
the state Sid. 
In the second form, csop is performed when the automaton is in Sid 
and also Be is satisfied. The automaton waits in the state till Be is 
.. 
~- ......... '" • 
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satisfied. 
A 15 bit multiplier control can be de~cribed as following: 
<5T> SO(0):MPY:ACC<-9, CNT<-15D4,->51. 
51(1):->S2, DECR$ C~T$ !Q(15) ! ACC<-ACC+R •• 
52(2):5HR$ACCtQ$, f+/CNT! ->51;50 ••• 
(end of conditional, end of 52, end of ST) 
SHR is shift right (zero fill) operator and DECR is a decrement 
operator assumed to be defined using <OP> declaration. 
2.8. AUTOMATON and SYSTEM DECLARATIONS 
Relatively independent disjoint portions of a digital system are 
identified as automata in DOL with syntax. 
<AU> head body. 
The AUtomaton declaration is the most complex type of declaration 





First, an automaton identifier, auid, may be subscripted, but may 
not include parenthetical arguments; it names the block only. A compat-
ible set of operations may be included in the head of an automaton. 
These operations are to be performed "lhenever the Be of the heading. if 
any, is satisfied. Conditional as well as unconditional operations may 
be included in this heading csop. so whether a specific operation is 
performed or not may depend on conditions throughout the automaton or 
system. 
Be in the heading of the AUtomaton declaration is a condition on 






all operations declared throughout the body of the declaration except 
connection operations. Usually Be is the clock signal that synchronizes 
the automaton. It is generally unnecessary and undesirable'to include 
i· 
such global conditions as clock signals in combinational circuits; in 
fact. signal propagation in combinational networks usually precedes 
clock pulses. If a clock with n phases is used to synchronize an autom-
aton. then a dimensional Be or a concatenation of n Bes appears in place 
of the single Be in the AUto~ton declaration head. 
The body of an AUtomaton declaration consists of other declarations. 
Each of these declarations 1s terminated with its own period; punctuation 
is not placed between them. The following declaration types may appear: 
<ME>. <RE>.<LA>. <IE> 
ME. RE, LA. TE. TI. DE. AND EL declarations are used to declare the 
existence of local facilities of the automaton. The OPerator and BOolean 
declarations specify co~binational blocks and interconnections of facil-
Hies. The IDentifier declaration may be used to simplify or clarify the 
overall AUtomaton declaration. The STate declaration is usually used to 
specify the operations of the automaton. If the STate declaration is not 
used. then all operations appear in the csop of the AUtomaton declaration 
head. 
The SYstem declaration h~s syntax identical to the AUtomaton decla-
ration. The system is identifi~d in the head. Global conditions and 
csop may be specified also. The body of a SYstem declaration may contain 
AUtomaton declarations as well as all other types of declarations. but 
STate declarations must appear within AUtomaton declarations. Public 
facilities are declared with ME. RE. TE. etc., declarations outside of all 
_ ........ : - II 
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AUtomaton or OPerator declarations. 
Example: 
A multiplier controller is described below to illustrate 
the SYstem and AUtomaton facilities. The counter is 
treated as a separate automaton. Perhaps other unspec-
ifled automaton of SYSTEM 1 can use the counter when 
automaton MC is not. 
<SY> SYSTEM 1: 
<RE> ACC(15), Q(15), R(15). 
<TE> SET, DEC, DONE, HPY. 
<T1> P(lE-7). 
<AU> CPU: P: 
<ST> 
Q17: DONE: Q <- Multiplier, 
R <- Multiplicand, MPY - i. 
(end CPU) 
<AU> MC: P: 
<ST> SO: MPY: ACC <- 0, SET" 1,-> 51. 
SI: -> S2, DEC = 1,!Q (l5)~ ACC <- ACC+R .. 
52: ACCtQ <- 5I1R$ACCtQ$ !DONEI -> 51 ••• 
<AU> K: P: 
<5T> [i=I:15] T(i): DEC: ->T(1-1) .. 
T(O): DONE" I, !SET! -> T(15); -> T(O) ••• 
(end SY) 








Automaton CPU is shown only as placing the multiplier and multipli-
cand in public registers and issuing cOlllIMnd MPY to multiplier control 
MC. If the counter automaton K is idle, it will be issuing DONE • 1. 
CPU waits in its state Q17 until this condition is satisfied (perhaps K 
is still doing a job for some other automaton). MC clears ACC, but the 
counter is initialized by SET - 1. Specifically SET· 1 will cause K to 
go from its state T(O) to T(15) where it will remain until it is told to 
decrement via public terminal DEC. llC tests the multiplier, adds or not 
and shifts repeatedly until it is informed by K via public terminal DONE 
that all multiplier bits have been examined. In the example above inter-
acting automata MC and K operate in parallel. 
NOTE: The "For clause" shown 1n the Automaton K for the decrement 
operation [i=I;15] T{i):DEC: -> T(i-l) is not allowed in the present 
version of the DOL software. This statement has to be broken up into; 
T{l): DEC: ->T{O) 
T(2): DEC: ->T{I) 
T(15):DEC:->T(14) 
SHR is a single argument operator (assumed to be declared earlier) 
that shifts the argument one bit right, and fills zero on the left. 
.. - - ..... --------.. -~., ~'---- ....... , ... ,------
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TABLE 2.l(a) OPERATORS 
OPERATOR SYMBOL TYPICAL SYNTAX COMMENTS 
", 
Extension $ A$k k copies of A 
, Concatenation t AtB Bit by bit ,. 
"" 
Complementation A AA Bit by bit complement ~: 
Selection AlkDn Selective comple- ." 
mentation ':': 
Reduction I pIA A1PA2P ••• pAn • where p , 
is one of these:*. A*. :'.' 
A+.A@.@.+. 
it 
AND * A*B Bit by bit 
" 
NAND A* AA*B Operations 
NOR A+ AA+B '-
XNOR A@ AA@B 
'-XOR @ A@B 
OR + A+B 













j " c~ • 







3. THE TRANSLATOR (DDLTRN) [36] ~; i-
DDLTRN is a program that translates a DDL description of a digital 
'';; 
system to 1) a DDL description that consists of Boolean equations and 
.' 
register transfer statements in the heading of a system declaration only, 
and 2)a tablation of facilities and subfacilities declared in the DDL 
description and/or defined in the translation process. Some modifica-
tions of DDL recognized by DDLTRN are listed below. The translation 
process is briefly discussed and illustrated in Section 3.1. 
1) The following operators are changed to accomodate the SEL-32 periph-
erals: 
DDL 0eerator Key Punch CRT Terminal Printer 
Concatenation rt t [ [ 
Complement II r II t 
IF - THEN ] ] 
IF - VALUE 
The other operators of DDL are compatible with the peripherals of SEL-32 
and remain the same. 
2) COmment declarations end with a left angle bracket<. 
3) Values in "If-value" clauses are limited to a single integer values. 
Ranges, lists and else (;) values are not permitted. 
4) Concatenation operands must be simple facilities with or without sub-
\ 
scripts, or binary strings. 
S) State assignments are specified in decimal following the state iden-
tifier of each state statement, e.g., "S1(2): ... " 
6) Automata names are used as state sequencing register names and thus 
• I should be dimensioned in the <AU> declaration head, e.g., "<AU> CPU (S): 





• ue , , " 
... 
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7) DDLTRN accepts Flag declarations with syntax: <FLag> list. List 
consists of integers, and/or integers preceded by the complement symbol 
(h), separated by commas. Each integer specifies the setting of a flag. 
Each complemented integer specifies that the corresponding flag is to be 
reset. Table 3.1 summarizes the significance of set flags and the de-
fault states of the flags. 

















TABLE 3.1 FLAG INTEGERS 
SiB!!ificance 
Print Source Card Images 
Print Declared Facilities and Operations 
Print DDL string after Pass 2 
.. .. .. .. .. 3 
.. .. .. .. .. 4 
.. .. .. .. .. 5 
.. .. .. .. .. 6 
Print F Table after Last Pass 
Print Encoded string after Last Pass 
Execute through Pass 2 only 
.. .. .. 3 .. 
.. .. .. 4 .. 
.. .. 
" 5 " 
.. 
" 
.. 6 " 















DDLTRN is the result of a research effort to develop efficient 
language translation algorithms. As a result it emphasizes translation 
; ": !A 
iiIIit£ • ;" .. 4 # -' If W (' ,,( C I f \. .Q Ji2 
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efficiency rather than error detection and control. Neither the syntax 
, 
of supplied DDL descriptions nor the translation process itself are 
.. - .. ). 
checked in detail. 
A DDL description is stored as a single string in a singly linked I f 
list in memory. Operator and p~nctuation symbols are represented by 
codes. As processing proceeds facility names and subscript ranges are 
also encoded to shorten the string and hence the time required to pass 
over it. 
Facts about declared facilities such as name, subscript range, type, 
etc. are recorded in a facility table F. Translation consists of passing 
over the DDL string a number of times. Hith each pass the DDL string and 
F table are modified according to unique rules. Six main passes may be 
identified by the user: The DDL string and F table may be printed after 
any of these main passes. 
Pass 1 -- Facilities Identified 
Data cards bearing a DDL description are read and echo printed. All 
blank colu~ns are ignored; all card columns·l - 80 are examined. Declared 
facilities are entered in the F table. TIme, REgister, MEmory, LAtch, 
TErminal and DElay declarations are removed from the DDt description, as 
are all COmment declarations and parenthesized comments. Identical pri-
mary names declared in nested or parallel blocks are made unique by 
appending a double quote (II) and integer. Identical names declared in 
the same block are rejected, of course. 
Pass 2 -- Syntax Reduced 
Names and binary strings in connection and register transfer opera-
tions are encoded. Secondary names (names appearing on the right of an 
equal sign in a TErminal, REgister, etc. declaration) are replaced with 
j ... ,: ....... 
• 
.'>":', .~ A II .. 
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thei.r subscripted primary name equivalents. Identifiers from IDentifier 
declarations are replacad in operations and expressions serving as,con-
ditions on operations with the symbol string tney represent. The syntax 
of OPerato~, BOolean and STute declarations is removed, the connection 
operations being transferred to the head of the enclosing ATltomaton or 
SYstem declaration. STate statement syntax is replaced with "if-then" 
conditions on operations. OPerator call arguments are transformed to 
connection statements. Compound Boolean expressions serving as condi-
tions on operations are replaced with terminals of unit dimension. These 
new terminals are connected to the Boolean expressions via connection 
operations inserted in the head of the enclosing AUtomaton or SYstem 
declaration. 
Pass 3 -- Conditions Distributed 
"If-then" and "if-value" conditions on sets of operations are com-
bined and distributed over the members of the set so that each operation 
appears as the body of a simple "if-then" clause. "Go-to" operations 
are converted to conditional transfers of a constant (the state assign-
ment) to the state sequencing register (the enclosing automaton). Autom-
aton syntax is eliminated by recognizing the global condition, if any, 
and ~istributing it as a clocking condition on all register transfer and 
memory operations within the AUtomaton declaration. 
Pass 4 -- Concatenation Removed 
All concatenation operations except those that form operands for 
reduction operators are eliminated by breaking operations into operations 
on sub facilities formed by partitioning operand facilities according to 
the dimensions of the concatenation operands. 
L PI 
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Pass 5 -- Operations Gathered 
All connection and ,transfer operations with the same data sink (left 
operand) arc gathered into one cocpound operation'. 
Pass 6 -- Subfacllities Disjoined 
Facilities ,..ith subfacllities serving as data sinks of connection 
a~d transfer operations arc broken into disjoint subfacilities and a 
right-hand sid~ of a connection or transfer operation is forced for each 
new subfacility. 
3. 2 A:: EXAHPLE 
Svstcc EXt illustrates the use of secondary naMeS and IDentifier 
declarations. Registers A and 0 of autocaton Al are each broken into sub-
registers via secondary naces in the REgister declaration. Ascending and 
descendinr. subscripts are illustrated. Identifiers X, Y and Z name a new 
concatenation of the subregisters of 0, a portion of one of these sub-
registers. and a ~OR reduction. resp~=tlvely. A register A is declared in 
autor.:aton A2 also. The operations of A2 all appear in the head portion 
of its AUtooaton declaration. 
The listing obta:ned after Pass I sumoarizes the declared facilities 
and their relations. Since two A registers are declared in parallel 
blocks. the name of one is changed to A"I so that the two may be distin-
guished. TIle declared operations arc listed with indentation used to 
indicate the nested relations of blocks. Block structure errors would be 
easily identified. 
Pass 2 replaces secondary naces and idPntifiers with their primary 
equivalent~. A careful examination of the results after Pass 2 indicates 




secordary names are removed giving A+D(4:1)~D(8:5). The operations of 
state T require that secondary names F. B. C and E be replaced with their 
pricary equival~nts. Then Z \,Iithin "if-then" punctuation is re'placed with 
-,+/Y is replaced with ",+/F(3:2) is replaced with ·,+/D(2: I). Note that 
state statement syntax is also converted to "if-then" syntax in Pass 2. 
A state decoder network on autooaton register Al is prescribed by equa-
ti~ns in the head of the SYste~ declaration at this point. 
Pass J distributes conditions over sets of operations and removes 
AUtor.'aton declaration syntax. The results listed indicate that five 
internal si~als named "double-quote-integer" have been formed in order 
to simplify the expression of conditions on ooerations. Each of the 
conditioned operations can be traced back to the source DOL description. 
"Go to" operations are converted to conditioned transfers to the autor.-.a-
ton register. 
Pass 4 eliminates the concatenation operations. As a first exa~plc 
observe that 
is broken to 
:P*S: A<-S*D(4:I)tO(8:5). 
!P*S! A(I:4)<-S*0(4:1) •• 
!P*S: A(5:8)<-S*0(8:5). 
Pass 5 ~athers operations with the same left operand. TIle operations 
!p*S: A(1:4)<-S*0(4:1)., 
:p*"S! A(l :4)<-"5*0(4: I). 
are J!athercd to 
!P*S+p*"S! ,\(1:4)<-5*0(4:1) + "5*0(4:1). 
~o logic minimization or even simnlification is perfo:-mcd as part of the 
gathering process. 
-25-
In Pass 6 the A and 0 registers of automaton Ai are partitioned and 
transfer statements are developed for each subfacility. Pass 5 provides 
the following transfers til the A register or some part of it. 
!p"'S + P"'''5! A(l: .. )<-S"'O(4:1) + "5"'0(4:1)., 
!p*s + P"'''5! A(5:8)<-S"'0(8:5) + "5"'0(8:5)., 
!P"'''3! A<-"3*0. 
The last of these operations 1.nvolves the entire A register; the others J 
. .-
involve a part of it. Pass 6 partitions the A register to A(1:4) and '.' 
A(5:8), and forms the correct transfers to each of these subfacilities. 
The F table as it appears after Pass 6 is listed as the final ~esult 
of this example. Facility names are followed by left and right subscripts 
and facility dimensions. The next ·column indlcates the type of the facil-
ity with negative entries (-1 for SYstem. -6 for REgister, -9 for TErminal, 
etc.). Positive entries point to the row of the parent facility. The 
final columns point to the beginning and ending points of facility opera-
tion stat~r.lCnts in the ODL string. 
I: <co>,~ E~A~PLl SY~Tt~ T~" E~~HASILES SECU~CAHY ~'~ES 
2: A~U lU~~lIFlt~S< 
3: <SY>EX1: <II>~. 
~: <AU>Al(~):~: 
5: <k~>A(I:\)=I'I(i:O) lCLS:7),O(n:U=ttQllH5:c?l. 
0: <H>jI=~ It, y = t-U:~l,l = tt/Y. 
7: <51> S(O):A <-x, ->T. 
liZ l(l):f <-~(C(7), E<-100q, lZ) ->S;->U •• 
9: ~,c?):->~, IY -OC2 A<-O .IU2 O<-A 
10: .CC~ A<-X •••• 
11: <AU>'2:~: A<-c,b<-A 
Ii: <~E>A(~~),~(2q) ••• (E~u uF SYSlt~J 
Ij: <~L>3,q,~,b,8. 













<R~> ACI :6) = (3<2:0) (C(3:7) 












<AU> AI: P: 
<5T> 
S: A<-X, ->T. 
T: F<-~[C(7), ~<-1004, 






-- •• -.- !-"-





<SV> I:xl: :;=-/Al'Oui';~ T=-/i41 1 1Id l,,=-/1I1';(;1:' , 
<AU> ~1: .-: 
JS) 1I<-Dl4:l)W(~:~), ->r., 
) IJ 1)(1.1:1)<-4(1 :3) (ACt), 1;(t':~)<-IUt; .. 
JTt/UC~:I)J ->~; ->u •• , 






<sv> ~~1: S=-/Al'OOe! 
1=*/Al I 102 






H'*SJ A<-S*0(4:1) (DCb:SJ., 
)p*S) AI<-S*102 .' 
)"'*ll O(u:1)<-T*A(1:3) (A(8)., 
)P*T) Dlb:S)<-T*1004 ., 
JF*"I) Al<-"1-002 ., 
)F*"2J Al<-"2*202 ., 
JP*UJ Al<-U*OOc:' ., 
JP*"3111<-"3*D., 
J P*"uJ O<-"I.I*A., 
JP."-;,J 11<-·5*0(4:1) [OCI:J:'J)., 





A<-ulu:l) lDlt1:~) •• , 
<SV> lXl: S=*/AI'UOc 
1=*/Al'102 , 
. ". 








JP*SJ AI<-S*ICe ., 
)P*1) ulu:2)<-T*All:3)., 
JP*lJ 0(1)<-T*II(8)., 
)'-*1) U(M:S)<-1*10U~ ., 
JP*"I) AI<-"1*OD2 .1 
JP*"~J Al<-"2*cL2 ., 








<S~~ ~~1: 5=*/Al'002 
1 = * / AI' 11) 2 , 
lJ=iIt/Al'2L>2 , 
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OF POC;: Ql.>UTY 
JP*S .. ~."51 .(1:4)<-5*0(u:1) t "~*Dl4:1)., 
lP*S + ~*"~J A(5:e)<-S*ul~:~) + "~*Vl8:~J., 
lP*S + P*"I t P*"2 .. p*U) Al<-S*I(.,c:! .. "1*01)2 
J~.lJ 0(4:2)<-(*A(I:3)., 
P'*T) 0(1)<-(·A(8J.,. 
J~*I) ul~:5)<-r*IODu ., 














JP*"3 .. PaS .. P*"S) A(I:4)<-"3*0(8:5) .. 5*0(4:1) .. "S*C(a:1)., 
)P*"3 t P*S .. P*"~J Al5:d)<-"3*O(4:1J .. S*u(d:S) + "S*~(~:5'., 
JP*S + ~*"l .... *"~ .. PaUl Al<-S*10c:! .. "1*002 .. "2*202 .. U*002 
JP*"4 .. P*ll 0(8:5'<-"4*A(I:4) + 1.10U4 ., 
JP."4 t P*TJ C(4:2)<-"4i1tA(S:7) + TiltA(l:~)., 
)PiIt"a .. P*T) O(1'<-"4*A(8) .. l*A(b)., 
)F) A"I<-8., 
lPl ,,< .. A"I., 
• 
. , 
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1 , . 
1 
I 
fACILl TV TABU 
1 tXl 1 1 1 -1 0 3u<l U 0 
C. P 1 I 1 -~ 
" " 
0 0 
3 Al 1 C. 2 -0 II 1 tilt 2~c., ib3 
" 
A 1 6 tJ -b 1.1 .... V. V _._ u 
5 ., 1 1 1 -q \.I ~13 II i-U. 
b .. ~ 1 1 1 -q oj 2.B u c.£l5 
7 0 d I -t) -0 II II 
" 
CI 
l:i "3 I 1 I -q 11 ?oo fJ iT '4 
'I 
." 1 J 1 -q V c.~b \I i::9'1 
10 ·5 1 1 1 -4 0 SO 7 0 3t!o 
1 1 0 1 I 1 7 V ';)It) ';)i-., ':) J t. 
Ie (j £I ~ -~ 7 0 ,;)q<l ';)51 5"~ 
t.5 S ~I II I -13 IJ lSrl \.I 103 
I" T n t t -t~ u I!)';) \) 17C 
1~ U 23 i- I -LS 0 lIt! \l 111 
10 A~ 1 1 1 -0 .j 0 oj Il 
17 u 1.1 \.I \I 0 \) 0 0 
lb ~·I 1 cq c.1.o ·0 0 52'1 .HIi 35e 
1'1 b I tq 2q -t. u jB 53" 530 
20 luLJq III ~ -17 J I} v \I 
21 OCe. 0 c. -17 \I OJ 0 0 
22 lL.c. 1 2 -17 u 0 J u 
(:3 c.G2 2 2 -17 1.1 /) II II 
ell 0 1.1 0 II \J U II v 
2~ 0 v 0 IJ () (I 1.1 1.1 
?t:> A 5 8 
" " 
0 "~5 4,,6 qO;3 
n A 1 Q 
" " 
.J Q~l ~1It! "1-'1 
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4. THE SIMULATOR (DDLSIM) [35] 
DDLSIM is a program for simulating digital systems described using 
DDL. The simulator has a simple, powerful and completely free-format 
command language that provides the user with complete control over the 
simulation process without requiring that the ~DL system description be 
modified. DDLSIM Goes very extensive error-checking of described 
systems, simulation control cards, and the simulation process itself. 
Self-explanatory messages that pin-point errors are issued. 
Digital systems to be simulated are first described in DDL. This 
description is translated by DDLTRN into a set of Boolean equations and 
Register Transfer expressions. These can be used for implementation or 
simulation of the digital system. They, together with other data 
structures and tables established by D»LT~~ constitute the system de-
scription required by DDLSIM. This. description is pre-processed by the 
simulator to establish data structures and tables that permit more 
efficient and controlled simulation. 
The original and translated DDL descriptions of a system neither 
contain any information for controlling simulation nor do they supply 
any input data for simulation. These items are supplied by a second 
source to DDLSI~l, a simulation deck. This deck consists of simulator 
control declarations described using a simulator command language that 
is not unlike DDL. Twelve different declaration types are available for 
selectin~ options and supplying control information, parameters, and 
data for simulation. Every simulation job consists of: 
1. processing the system description, 
2, processing the simulation deck, and 
3. simulation of the system. 
-31-
\ 
.... ' . ... 
-32-
The following notational conventions are used in subsequent sections 
to describe the syntax of translated DDL and to define control language 
syntax. 
Script characters - an item of the language. Item a will be defined 
in terms of items a and y with notation 
a S, y 
which is read "an a is a a or a y." 
[ ] - appearance of the enclosed syntatic structure is 
optional 
[ t - the enclosed syntatic structure may be repeated 
an arbitrary number of times or not at all. 
Blanks have no significance in syntax descriptions just as they have no 
significance in DDL or the DDLSIM control language. 
4.1 SIMULATION MODELS 
As mentioned earlier. Boolean equations (BE) and Register Transfer 
Expressions (RTE) generated by DDLTRN constitute the system description 
required by DDLSIM. The models of combinational networks and registers 
used by DDLSUI is the subject of this section. 
4.1.1 Terminals, Element Inputs, and State Terminals 
The terminals, element inputs. and state terminals declared in a 
system are described using BEs.. In addition, DDLTRN generates BEs for 
a number of intermediate signals. All such BEs constitute the 
combinational portion of a system. They are first sorted into an 
ordered list accorGing to the level of their operands. i.e., if a terminal 
A is used in the BE for another terminal B. A will appear before B in 
the sorted list. However. if the system contains loop(s) in it's 












L ...... · , .• 110 
-33-
manner. In such cases the BEs constituting the loop(s) (or loop 
equations) are separated from other BEs. The remainder of the BEs 
are then sorted into an ordered list as described. Loop equations are 
then added to the sorted list at an appropriate point. 
During simulation the combinational portion of a system is 
simulated at the BE level. BEs can vary from a simple sum-of-products 
form to the most complex and compound of forms. The BEs are evaluated 
in the order established by sorting with the loop equations being 
simulated repeatedly until their output values stabilize. Failure of 
a loop to stabilize after a fixed number (determined by the character-
istics of the loop equations) simulations, indicates instability in the 
loop. In sllch a case a warning is issued to the user and the simulation 
is continued with the last computed values for the loop equations taken 
as their final values. Thus DDLSIM also permits the simulation of 
systems having leops in their combinational portion. 
4.1. 2 Delays 
The delays declared in a system(using <DE> declarations of DDL or 
DDLSIM) are also described using BEs. These delays are assigned their 
delay time periods (6s) using <DElay> declaration of DDLSIM (see Sec. 
4.2.4). All the delay facilities are assumed to be inertial delays, 
i.e., an output signal(s) will assume a new value(s) 6 time units after 
it's input prescribes tl~t change, if and only if the input signal 
prescribes that value for at least 6 consecutive time units. Unlike the 
BEs discussed above, the BEs for delays are not sorted in any particular 
order. 
During simulati0n each delay is simulated at the BE level with 
specified inertial delay assigned to it's output. The new computed 
.. 
: .. :"~'---. , 
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value(s) for each delay is compared with its present output value(s). 
If they are different. a future event at 6 time units from present 
simulation time T is scheduled to carry out the change(s) in the output 
value(s). However, if the BE does not continue to prescribe the change 
for at least the next 6 time units. the scheduled event is cancelled and 
the output(s) of thE: delay remains unchanged. 
It is possible to assign the same delay time ltd/2J (see Sec. 4~2.2, 
4.2.5) to all the BEs for the combinational portion (see Sec. 4.2.1) of the 
system by setting flag number 13 (see Sec. 4.2. 14) In such a case all 
these facilities become equivalent to delays. It is important to note 
that the delay time assigned to these BEs ~s the same for all of them. 
irrespective of their complexity. 
4.1.3 Registers 
The registers declared in a system are described using RTEs. 
RTE consists of a Condition Expression (CE) followed by a Transfer 






RTE I CE I TE. 
CE C [+c.]tt 
C Cc * Cl • Cl 
C
c 
global condition in the heading of an <AU> 
declaration of DDL. a clock declared in a 
<TI> declaration of DDL. 
Cl 6 with Ow = 1. (see Sec. 4.2.1) 
TE 6 +- E 
E e. [+e.]tt 
- --_ .. _-------_.---------
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Expression term e: 
Load value Ve: an expression 
Example: I P*LDX + P*ORXY+ P*LDY I ACC ~ LDX*X + ORXY* (X+Y) + LDY*Y. 
In the example P is a clock; ACC, X, and Yare all registers having 
dimensions of 24; LDX, ORXY, and LDY are terminals declared using 
appropriate declarations. The CE in this example has three condition 
terms specifying the conditions for performing different register 
transfers on ACC. All the register transfers i'l this case are carried 
out under the control of the same clock P. In the RTE for registers 
declared as global facilities and used in different automata, each 
having a separate clock or global condition, the CEs may have different 
clock conditions C
c
• For each condition term C in the CE, there is a 
corresponding expression t~rm e in the TE. When a load condition Ct 
becomes true (logic 1) and the corresponding clock condition C performs 
a O-to-l transition, the next-output value for the register is computed 
using the load value Ve from corresponding expression term e. On the 
next O-to-l transition of the Cc ' this next-output value becomes the 
present-output value. 
During simulation CEs for all the registers are evaluated only at 
certain event-times (see Sec. 4.3). On a O-to-l transition in the value 
for a CE, the corresponding E is evaluated ana the computed vaiue is 
stored as the next-·output value for the register. On a l-to-O transition 
of the same CE at some future evaluation, the next-output value for the 
register becomes it's present-output value. In order to make simulation 
fast and efficient, CEs are evaluated only at event-times at which O-to-l 
or l-to-O transitions of clock conditions take place. It is not possible 
to have a l-to-O and O-to-l transitions for the same CE at the same 
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simulation time T. It is possible to simulate asynchronous sequential 
systems using DDLSIM. 
The simulation model used for a register is very similar to a GL 
(gate and latch) flip-flop. A logical OR of load conditions Cl from 
CE constitutes the Boolean equation for the GATE of the flip-flop, E 
from R£ constitutes the LATCH equation for the flip-flop, and a logical 
OR of the clock conditions C
c 
from CE constitute the CLOCK of the flip-
flop. (See the figure below) 
4.1.4 Memories 
The memories declared in a system are also described using RTEs. 
A RTE for a memory is similar to that for .1 register with an address 
specified for the facility 6, i.e., 
memory 6 6(a) 
address expression a an expression 
The simulation model usee for memories is also similar to that used 
for registers. For memory-write operations the address expression ,~ is 
evaluated on a O-to-1 transition of the associated CE and the c~mputed 
value is stored as the address of the memory location. On the next 
1-to-O transition of the condition expression CE, the contents of the 
addressed location are changed to the supplied value. Memory-read 
operations are instantaneous, i.e., contents of ~he referenced memory 
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4.2 SIMULATOR CO~:O ~~GUAGE AND D£CLARATIO~S 
The DDLSLM command language consists of twelve different types of 
declarations for supplying parumeters, input data, options and other 
control inforoation necessary for simulation. The language is largely 
free of {oroat restrictions. C3rd im3ges are scanned in turn from left 
to right. Any declaration cay st3rt at any point and end at any later 
point in the card deck. A declaration can be continued on as cany cards 
as necessary; core than one declaration can be supplied on the saoe 
card. The start of a declaration autocatically ends the previous 
declaration. The last declaration in a siQulation deck is ended by an 
End-Of-File (noroally a card having 'S' in the first column). In general, 
the order in which the declaraticns are specified is not icportant. It 
is possible to have core than one declaration of the same type. Every-
thing following the vertical line character C.) on a card is treated as 
a c~ment, and is not processed as a part of a declaration. Scanning 
continues 011 the next card. This provides thE: capabilit)" of having in-
line comments in a siculation deck. 
Each card froc a simulation deck is processed sequentially by the 
simulator. First it is printed together with it's ~equence nuober. It 
is possible to suppress echo printing of the siculaLicn deck by turning 
the list option off. i.e., resetting Flag 1. 
Each siQulator declaration has the general syntax 
<Declaration-id> Body 
Each declaration begins with a left angle C<) follo~ed by a Dec1aration-
id that identifies the type of the declaration. Only the first two char-
acters of the Declaration-id are exacined by the simulator. The Declaration-
id is terminated by a right angle (». All declarations except the 
.-
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<SImulate> declaration have a Body following the heading. 
4.2.1 Facilities 
Facilities are defined here as in DDL to be any piece of hardware 
declared in a digital system including terminals. registers. memories. 
and assemblage of hardware. clocks. delays. etc. If a facility name 6n 
exceeds 8 characters. only the last 8 characters are retained. If a 
facility has dimension greater than one. individual clements are identi-
fied by appending a non-nebative integer subscript S1 enclosed in 
parentheses to 6
n
• A range of elements of a facility is identified by 
usin~ a DDL subscript range. i.e., 6
n
(Sl : S2)' A script letter 6 will 
be used to represent a facility or a part of it. 
6'1 (Sl : S2)' 6n (S1)' 611 
6,1(S1) • 6'1(S1 : Sl) 
6 • 6n(Sl : S~) 
where 
Sg • subscript for leftmost element of n . 
"" 11 
- subscript for rightmost element of 6 . 
11 
Facility width ~VJ of a facility 6 is defined as the total number of 
elements in it. i.e •• 
During simulation one machine word is used to store the values of 
facility 6. The SEL 32 machine has 32 bits per w~rd. Hence it is 
necessary that the facility width 6«1 for any facility 6«1 In the system 
not exceed 32. Le •• 6w S 32. However t S£. and S,'l. cay have larger values; 
only their difference is restricted. 
A facility list £.6 is defined as a list of facilities 6 separated by 
commas, i.e •• 
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Whether a specific facility can be used in a facility list for a specific 
type of declaration is determined by both the type ~.t or-.the facUity and 
the type of the declaration. The following facility types exist for 
DDLSIM. 
~t Syst~ clock, Register, Memory, Terminal, System delay, 
£le~ent input, Element output, State terminals, Trigger, 
Simulation delay, Simulation clock, List name. 
Every facUity ~ used in a DDLSIM declaration must satisfy exactly one 
of the following conditions: 
4.2.2 
1. ~ is declared in the DDL description of the system. 
2. ~ is declared during the present sL~ulation run using a 
<CLock>, <DElay>, <TRigger>, or <LI~t> declaration. The 
ty;>e of declaration in which 6 appears determines its type 
O.t which cannot be changed for the remainder of the simulation 
job. 
3. 6 is declared ~urlng any previous simulation run as discussed 
in 2 above. 
~u:llbers and Data Lists 
T,w.: - a dec mal integer having the value (231 - 1). ,. 
p.\lAX - a decimal integl!r hav ing the value (2 16 -1). 
/I. . - a deciraal intl!ger '1 In the range .(. :: 11 :; j where .(. and j 
-<-, j 
are each non-nega t lve dec il!!al integers. \Jhencvcr j is not 
specified j .. T,\!AX is assumed; whenever -i. is not specified 
.(. - 0 i5 assumed. 
P 

















R - Repeat factor, a positive decimal integer 
R 
A repeat factor R can be used before a data value or parameter 
value, i.e., 
R*value, 
to indicate that the same value is to be repeated R times 
in the list. 
T - Simulation time 
T tl 
Zd - Default time period 
Zd: tll , P~IAX 
Data is described with the following syntatic structures. 
dB - a binary digit 
dB: 0,1 
dO - an octal digit 
dO: 0,1,2,3,4,5,6,7 
do - a decimal digit 
dO: 0,1,2,3,4,5,6,7,8,9 
dH - a hexadecimal digit 
dH : O,l,2,3,4,5,6,7,8,9,A,B,C,D,E,F 
dG - a general digit excluding the hexadecimal digits Band D • 
dG : 0,l,2,3,4,5,6,7,8,9,A,C,E,F 
B - a binary number 
~ 
!lit 
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o - an octal number 
.0 - a decimal number 
H - a hexadecioal number 
N - a binary, octal, decimal or hexadecimal number. 
Optional leading minus signs (-) before any of above five types of 
numbers specifies the 2's complement of the number. l's complement 
encoded negative numbers are obtained by setting Flag 10 (see Sec. 4.2.13). 
N2 - Data value 
NZ : B, 0, 0, H, N, 
N - Data spec 1 
td - a data list consisting of data specs separated by commas. 
td : Nl [,Nl ]" 
Whenever a data value is specified as a number N without leading radix 
specification, the default radix is used for computing the value of 
number. The default radix of 8 (octal) can be changed to 2 (binary), 
8 (octal), 10 (decimal), or 16 (hexadecimal) by setting flag numbers 
2 thru 5 (sec Sec. 4.2.14 respectively. Re3ctting these flags returns 
the radix to the default value of 8 (octal). 
4.2.3 <CLock> Declarations 
This declaration pro':ides a means for specifying or changing the 
time period, pulse width and 'phase of clock facilities. It also permits 
users to declare new clocks to be used to control r.1mulation input and 
-" 
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Clock list i 
c 
Facility type 6t 
Time list tt 
Time spec t 
Time period P 
Pulse width W 
Phase 
[u .t' i[! J 
ic/t.t; 
i6 where 
system clock. simulation clock 
.t[ • .t]1l 
[R*] P [WE!;}]] 
tl P 2. Ii! II P •. ifV\ 
\,P-l 
nP P-W 0, 
Example: <CL> CLOCKl(l:5), CLocKi/2*lOO(30) (50)1, 
CLOCKl(6:l0), CLOCKJ/100,100(30)1 
. "" 
Time period P - the P field specifies the time period of a clock. In the 
above example each clock has a time period of 100 in some arbitrary units. 
Pulse width W - This is an optional field specifying the time W for which 
a clock remains at lo5ic 1 during any clock period P. For the remaining 
time (P-W) the clock remains at logic O. When the pulse width is not 
specified along with the time period, the following defauit value W is 
used. 
w • LP/2J 
In the example a pulse width of 30 units is supplied for both 
CLOCK(l:5) and CLOCK2. CLOCK3 is assigned a pulse width of 30 units. 
No pulse width is explicitly specified for CLOCK1(6:10), hence a default 
value of l100/2J - 50 units is used as the pulse width. 
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period P and the pulse width W is set to start at logic O. It remains 
at logic 0 for the next (p-W) time units; then a O-to-l transition takes 
place. For the next W time units, it stays at logic 1; then a I-to-O 
transition takes place and the cycle is repeated. The occurrence of the 
first and every subsequent O-to-l transition can be advanced relative 
to the starting of simulation by speCifying the phase e. 
1. For phase 9 < P - W a clock starts at logic 0 and has it's first 
O-to-l transition at (P-W-6) time units after the start of 
simulation. 
2. For phase 6 .. P - W, a O-Lo-l transition takes place at T .. O. 
The default value for 9 is zero. In the example a phase of 50 units 
is specified for CLOCK!(1:5) and CLOCK2. Since no phase specification is 
given for CLOCK1(o:10) and CLOCKJ. 9 a 0 is assumed for them. Waveforms 
for these clocks are shown below. !:ote that it is necessary to specify 
pulse width W, if it is desired t~ &pp.cify phase 9. 
During a simulation run, none of the parameters, P, W, and 9 can be 
respecified for a clock facility. These parameters remain effective in 
all subsequent runs until respecified. 
CLOCKl (1:5) 
CLOCK2 
___ ....... ,---... -. "1 p .. 100, W .. 30, 9 .. 50 
r 
CLOCK! (6: 10;;:.,.>'--_____ _ . J P .. 100, W .. 50, 9 .. 0 1.: ___ _ 
CLOCK P - 100, W .. 30, e - ~ __ , __ J 
, 
-,-----_.-
------ 1---)0 time 
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As mentioned earlier thls declaration allows new facilities to be 
declared as simulation clocks. Since these clocks cannot affect the 
activity within the system itself, they are a source of. periodic Signals 
which can be used to control input, reinitialization, output, etc., 
during simulation. They can be used in realizing signals with complex 
waveforms that ar.e needed to control various activities during simu'.ation. 
Simulation clocks may also be used as sources of input signals to the 
networks being simulated. 
Each facility 6 from clock list leiS assigned parameters t from 
associated time list it. Insufficient or excess data in time list it 
will result in a non-fatal error (see Sec. 4.4 for errors). In the case 
of insufficient data, default parameters are aSSigned to facilities 
remaining in le. 
4.2.4 <DElay> Declarations 
This declaration provides a means for specifying delay time ~ for 
delay facilities. Syntax for thic declaration is very similar to that of 
the <CLock> declaration. 
<DElay> Body 
Body [i/,]It l [I] 
list l lilt 
Delay list id i6 where 
Facility type St system delay, simulation delay 
Time list it t[ ,tJIt 
Time spec t [R*]A 
Delay time A Itl 
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DELA~l(l:Z) and DELA~2 are each assigned a delay time of 100 units. 
DELA~l(3:5) is assigned a delay time of 50 units. 
All the delay facilities are assumed to be inertial delays, i.e., 
an output signal(s) will assume a new value(s) ~ t~e units after its 
input signal prescribes that change, if and only if the input sisnal 
prescribes that new value for at least A consecutive time units. As an 
example of inertial delay assume that waveform A below serves as the 
input signal to both DELAYl(l) and DELAYl(3). Waveforms Band C 
represent the actual output of DELAY1(1) and DELAY(3) respectively. 
A 
r-------· 1 r-I Il 
~ l~.~ ,----
A • 100 
B ----.-. 
C 
I --+-1---+1-'-+---' i'-" i . ,. > time 
o 100 200 300 
Delay time period A can not be respecified within a simulation run. 
Once specified, A remains effective in all subsequent simulation runs 
until respecified. 
Like the <CLock> declaration, this declaration also allows a user 
to declare new delay facilities that may also be used for controlling 















Every delay facility from id is assigned, in turn, delay times from 
the associated time list it' Ins~fficient or excess data in it will 
result in a non-fatal error. In the case of insufficient data, the de-
fault delay time (4.2.5) is used for remaining facilities in id' 
4.2.5 Default Va1ue~ for Clock Parameters and Delay Times 
Before any simulation can be performed, it is necessary to assign 
clock parameters to every clock facility and delay time to every delay 
facility. Values specified through <CLock> and <DElay> declarations are 
used for specified facilities. For the remaining clock and delay 
facilities, default values are used. A default time period td is used 
III determining the default values. 
1. Default clock parameters 
Default time period P .. td 
Default pulse width w- lti2J 
Default Phase 9 .. 0 
2. Default delay time period = ltd/2J 
At the start of a simulation job td is set to a value of 2. If 
any <CLock> or <DElay> declaration is encountered in the simulation 
deck, the value td is changed to 
td .. min(P, 2A) where 
P is any clock period specified, if none P .. 2, and A is any delay 
time specified, if none A = 1. 
4.2.6 <INitialize> Declaration 
This declaration provides a means for initializing the output 
value{s) of delays, registers, memories, element outputs, primary input 
signals, terminals and triggers with delays. Syntax for this declaration 





Body [tl ,]n i[1J 
List i ilid 
Initialize List ! . 
.(. l6 where 
Facility type system delays. simulation delays, register5, 
memories, element outputs, primary inputs, 
terminals, and triggers with delays. 
Data list (see Sec. 4.2.2.) 
Every facility 6 from l6 is initialized to a specified value 
obtained from the associated .id• Insufficient or excess data in ld 
will result in a non-fatal error. If data in ld is insufficient, 
remaining facilities from li are initialized to default values. 
EXA.'1PLE: <IN> INPUT, HEM(O:1023)/BlOll,1024*O/ 
INPUT (declared as register having width 4) is initialized to the binary 
value 1011 ~nd the first 1024 locations of HEM are all initialized to O. 
Before any simulation can be performed during a run, it is necessary 
to define output values or initialize all the facilities. For all the 
facilities initialized through an <INitialize> declaration(s), specified 
values are used. For remaining facilities initial values are determined 
as follows: 
1. Delays, Registers, Element outputs, Primary inputs, Terminals, or 
Triggers with delays are all initialized to zero. 
2. Memory locations are not initialized at all. They will have the 
same contents as at the termination of previous simulation run. 
For the first simulation run their contents are unpredictable. 
3. Initial values for Terminal, Triggers, and Element inputs without 
delays are determined by using int{tial values for other facilities 
... ~ ~ 
. " 
~..-.-__ ...-- .......... .-.r--_.-~". -- ,. .... -_._--• ... ,~.- .,.. .'. ~ 
... _ ................. - , .. -,.-"., , .. , .. - .. -..,..--~--;---
" 
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and simulating the system at T - o. 
4.2.7 <REad> Declarations 
This declaration provides a means for establishing input data values 
for various facilities. Syntax for this declaration is as follows: 
List 
Mode 
Triggered or Mode, 
Periodic or Mode, 
<REad> Body 









P: nl P 
. , MAX 
e : nO, P 





tJt: t6 where 
6t : registers, system delays, simulation delays, 
memory locations, element outputs, terminal 
or triggers or element inputs with delays 
td: same as in <INitialize> 
TR/EXINP+EXBIN1I (see Sec. 4.2.15) 
<CL> p/I00(30)/ 
<RE> TR/INPUT/l,2,3.4,-5/ 
As shown in the syntax, the READ operation may be carried out in 
three different modes: 
1. Mode X -- Triggered Mode 
In this mode a O-to-l transition of the triggering signal establishes 
a new set of input values, obtained sequentially from the associated data 
" 
,.., ._-"' ____ .... £II ..... -;;;;.;;;-;;;.;;::;;.:..::;...;~-~ ,;....~;:: ::.:- .--.......... .-. ------.-,.~-----r--....,.,,-
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list ld' for the facilities specified in the associated read list l~. 
At any simulation time input values are established before any other 
simulation activity except for updating of clocks and delay outputs. 
Hence, if the triggering signal itself is not a clock or delay facility, 
input values will be established at a time later than the actual O-to-l 
transition time of the triggering signal. In fact they are established 
at the next event time. 
2. Mode Y Periodic Mode 
This mode provides an easy means for establishing input values 
periodically. P specifies the time period for performing the READ 
operation. The first READ oper~~ion 1s performed at T = P, the next 
at T = 2P, and so on. However, the first and all subsequent READ 
operations may be advanced relative to the beginning of simulation 
i.e., T = 0, by optionally specifying the phase O. Thus, in the case 
of P = 100, and 0 = 3D, the first READ operation will be performed at 
T = 70 (advanced by 30), the the next at T = 170, and so on. When 0 = P, 
the first READ operation is performed at T = O. This is equivalent to 
initializing the associated facilities using an <INitialize> declaration. 
In all cases except for P = 1, an identical periodic READ operation 
can be obtained using a clock with period P, any valid pulse-width W 
and appropriate phase 6 as a triggering signal in mode X. 
3. Mode Z -- Specific Time Mode: 
In this mode the READ operation is performed_ only once at the 
specified time. 
In !-lode X and Mode Y READ operations, data values are supplied in 
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and the next set is used for the second READ operation. These sets are 
not separated by any special delimiter. Instead they are grouped in the 
form of a single data list ld' .In Mode Z only one set of data values 
are necessary. 
4.2.8 <LOad> Declarations 
This declaration provides a means for establishing the ~ input 
values repeatedly on specified facilities. Syntax for this declaration 
is as follows: 
<LOad> Body 
Body same as in the <REad> except that the Load list II is used in 
place of the Read list In' 
Three modes of LOAD operation function in the same way as the three 
modes of READ operation. The only difference between LOAD and READ 
operations is the input data values used during successive operations. 
In the case of READ operations, a new set of data values is used for 
each successive operation. The LOAD operation uses the same data set 
repeatedly, requiring only one set of data values. This peculiar 
property of the LOAD operation provides an easy means for establishing 
identical conditions in the system at desired times. If the READ orera-
tion were used to achieve the same results, the same data set wou]~ have 
to be repeated for every occurrence of READ operation. The }tode Z or 
specific time LOAD operation is identical in all respects to the Mode Z 
READ operation. 
The three modes available for READ and LOAD operations give a high 
degree of freedom in setting up data sets in an efficient manner. Each 
of these modes may be used more than once. More tlun one mode may be 
used in a simulation. All the data lists ld specified in <REad> and 
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<LOad> declarations are transferred to an incore buffer (If necessary 
to a disk data file) and retrieved from there whenever needed. This 
facility of having muptiple input streams for simulation is very helpful 
to the user. 
More than one READ and/or LOAD operation may take place at the same 
simulation ttne. S1multaneous operations may attempt to establish input 
values on the same facilities. As long as they do not atte=pt to es-
tablish conflicting values. siculation will proceed, otherwise a fatal 
error condition results in an ~ediate ter=ination of the current s1=u-
'. 
lation run. A si=ilar situation cay arise with <I~itializ~~ 
declarations. In this case rccaining declarations for the siculation 
run are processed before ter=inating that simulation run. This fatal 
error condition :ay be avoided by setting Flag 12 (see Sec. 4.2.14). 
--The following order is used in per forcing various input operations 
during s~ulation: 
1. Periodic REad 
2. Specific Time READ 
3. Per10dic LOAD 
4. Specific Time LOAD 
5. Triggered READ 
6. Triggered LOAD 
If =ore than one operations of the same type and same mode take place at 
the same tice, they are pcrforced according to their order in the simu-
lation deck. This is one case in which the order of declarations may be 
i:::portant. 
Insufficient data to complete a READ or LOAD operation during 
si:::ulation will result in an ~ediate tercination of the run. This 
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provides a ceans to terninate a s1culate run without using the <STop> 
(see Sec. 4.~.11) declaration. 
4.2.9 <OUtput> Declarations 
This declaration provides a Cleans for printing the values of various 
facilities at various instants during sil:lulation. Syntax for this de-
claration is as follows: 
<OUtput;> Body 
BodtJ [t/,ti[1] 
List t m/i.o 
Mode m X. y. Z 
TriGgered or Mode X ~ where , • 1 o,~. 
Periodic or Mode V pre] 
Period P It ~' p~1AX 
Phase 6 na.p 
Specific Time or Mode Z It 
.--' 
Output List 
.to: to where Ot I- cemory 
Like <REad> and <LOad> declarations, this declaration has three 
modes of operation. Values are printed when a specific output operation 
takes place. It is i::lportant to note that in the case of triggered or 
Mode X output, O-to-l transition of the triggering signal causes the 
output values to be printed at the ~~ tice rather than the next event 
time as 1n case of READ or LOAD operations. This is due to the fact that 
output operations are perforCled after all other operations in a siculation 
step. }~re than one <OUtput> declarations cay be specified. Any 
combination of the three <OUtput> :-.odes cay be used. 

















In binary. octal. decimal or hexadecimal by settin~ the appropriate flag 
number from 5 to 9 (see Sec. 4.2.l4j. All values arc print..:d in the Salle 
tortlat. 
Output forcatting is done by the s~ulator wIth the objective of 
caximizing the total no. of faclllt les than c.ln be printed. If one or 
more output operations occur at a si::lUl.:>.tlon tir.le only a single line of 
output is printed. The first entry in each line printed is the simula-
tion ti.:ne in decimal. Values for each facility specif led in any output 
lists i are printed in fixed columns. Facilities are allocated columns 
fro~ left to right in the following way: 
1. Triggered or MOde X OUTPUT lists 
2. Periodic or Mode Y OUTPUT lists 
3. Specific tir.le or Mode Z OUTPUT listA 
If ::ore than one lists of a ::lode ;}r(' specificd, they are allocated 
columns in the order of their specification in the simulation deck. If 
output values for all specified facilities cannot be printed due to lack 
of room, excess facilities are ignored and a message listing them is 
printed. Output values for two neitihboring facilities are always printed. 
Output values for two nei6hboring facilities are always separated by at 
least one blank colucn. A h..:ading of the names of the facilities along 
with the subscript(s), if necessary, whose values appear below is printed 
on altcrn3tc pabCS of the simulation rcport. If a c~mplcte facility is 
included in (0' no subscripts arc printed in the heading. t.'hen the value 
of a partial facility is to be printed, a subscript range is included in 
the heading. The na:ne of a facility is normally printed in a horizontal 
format in the heading. A vcrtic."ll format (in a' column) is used if doing 
'f 
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so saves rOOQ on output line. A subscript range is indicated by two suc-
scripts separated by a colon (:). 
Whenever an output operation occurs, only the output values for 
facilities froo the associated output list laare printed. Other columns 
in the line are left blank. This tends to increase the readability of 
results. This feature of multiple output lists with each list having it's 
own output control may be used to make simulation reports look more in-
formative. If the output values for one group of facilities change less 
frequently than those of another group, both groups can be printed with 
different periods. Such an output will clearly illustrate the actual 
activity within the system. 
4.2.10 <DUmp> Declarations 
This declaration provides a oeans for dumping the contents of 
specified memory locations at various instants during simulation. Syntax 
for this declaration is given below: 
<DUmp> Body 
Body : same as for <OUtput> except 6t : memory 
A DUMP operation functions in a manner identical to the OUTPUT 
operation. The print foroat is different, however. First, values for 
each specified memory facility are printed separately. For each facility, 
the first line printed indicates the facility name, locations dump~d and 
simulation time. FollOwing this line a heading that separates addresses 
and contents of locations is printed. One or more lines of DUMP output 
follows. In each line the first entry represents the octal addrc5s of 
the first location in the line. The rcs~ of the line contains the octal 
contents of the next eibht locations. Various DUMP operations are carried 













Triggered or Mode X DUMPS 
Periodic or Mode Y DUMPS 
3. Specific time or Mode Z DUMPS 
DU}~ operations are performed before any OUTPUT operations within a 
simulation step. 
4.2.11 <STop> Declarations 
This dcclarat ion provides a means for stopping or terminating a . 
simulation run at a specified simulation time or on a Q-to-l transition 




m X, Z 
Triggered or :·!ode X 6 where It =1 W 
Specific Time or Mode Z 11 
It is clear froo the syntax that more than one triggering signal 
or specHlc tbe may be specified to stop the simulation. Hore than one 
<STop> declarations may be specifIed. In any case the occurrence of a 
first stop event will cause the simulation for that run to be terminated. 
At a given simulation tioe stop events are simulated after all other 
events h,Ne be\~n simulated. If no <STop> dcclaration is supplicd for 
the current simulation run stop events, if any, from a previous sbulation 
run are used for the current run. 
In!;ufficiC'nt data to co:nplcte a READ or LOAD operation will result 
in an illl::lcdiate ·termination of the simulation run. This condition is 
described as "E:m-OF-FILE 0:-; e;PUT." If one is sure of EOF terminations, 







stopped or terminated a message describing the reason for termination 
(a stop event or EOF on input) is printed and the simulator moves to the 
next simulation run. At the end of all simulation runs an "END OF 
SIMULATION" message is printed. 
4.2.12 <LIst> Declarations 
When a list of same facilities l6 is used in a number of different 
declarations. it is convenient ~o identify the entire list with a single 
name. This name can then replace the list of facilities in all of the 
declarations. This is achieved by using a <LIst> declaration. This 
declaration provides a means for assigning a unique name to a list of 
facilities. Syntax for this declaration is as follows: 
<LIst> Bod!! 
Body [U.t t[l] 
List l L/l6 
List Name L 6 where Ow" 1 
A list-name can be included in the facility list l6 for a declaration 
only if the list of facilities identified by it can be directly used 
there. It is also possible to use list-names in defining new list-names. 
Nesting of list-names can be done up to any desired level. List recursion. 
i.e •• using a list-name in defining itself. is not permitted. Once de-
clared for a simulation run, list-name cannot be redefined in the same 
run. 
For large systems. use of list-names will result in reduction of data 
structure storage space. List-names are most commonly used in <REad> and 
<LOad> declarations since it is necessary to respecify these declarations 
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: long facility list. it is very worthwhile to assign a list-name to these 
facilities and use the list-name in their place. 
4.2.13 <SImulate> Declarations 
As discussed earlier this declaration is used to separate different 
simulation runs in a simulation job. Syntax for this declaration is 
very simple: 
<SImulate> 
On encountering a <SImulate> declaration, simulation is performed 
for current run. If this simulation is terminated normally i.e., through 
a <STop> command or EOr on input condition, processing for the next run 
is initiated. If the termination is abnormal. the entire simulation job 
is terminated. Declarations and parametLrs effective during one run are 
carried over to the next run as described below. Modifications and 
additions are easily made with appropriate declarations. 
1. Parameters for clock and delay facilities remain effective from one 
simulation run to the next; any parameter may be changed by using 
the appropriate declaration. New clocks and delays may also be 
declared. 
2. Trigger expressions remain unchanged from run to run unless they 
are resp~cified. New trigger facilities may be declared for a 
simulation run. / 
3. <REad> or <LOad> declarations do not carry from one run to the next. 
<REad> and <LOad> declarations must be rcspecificd for each run or 
rcplaced with new declarations. 
4. <OUTPUT>. <DUmp>. and <STop> declarations are carried from run to 
run. However. supplying one of these declaration with a specified 
mode (X. Y. or 1) will nullify all declarations from previous run 
, 







5. All flags are carried from run to run. Flags can be changed in any 
.. way by including a new <FLag> declaration. 
6. Lists are carried from run to run. If it is necessary to redefine 
a list the new d~finitlon must be declared before the list is used 
directly or indirectly in any declaration for the current run. 
4.2.14 <Flag> Declarations 
This declaration provides a means for selecting vad.ous options for 
simulation runs by setting or resetting associated flags. A flag number 
is associated with each option. Syntax for this declaration is as follows: 
<Flag> Body 
Body Va [.Vo]n 
Option Value V 0 [r-] F 
Flag Number F 
If the flag number F is not preceded by a complement sign (,). the 
associated option is set. otherwise it is reset. An option may be set 
or reset as many times as desired. The Flag table provides a description 
of the option controlled by each flag number and the default value for the 
option. As shown in the table flag numbers 2 thru 5 are used to select 
the radix for input data. This option applies only to data values not 
having any explicit radix specification (sec Sec. 4.2.2). Data values 
having explicit radix specifications are interpreted accordingly. If 
more than one of these options is set, only the last set option is used, 
i.e., <FL> 2, 4 is equivalent to <FL> 4. Moreover, resetting any of these 
options brings the de~ault radix specification to it's default value of 8 

















Flag Significance Default 
1 Print source card images Set 
2 Binary data input Reset 
3 Octal data input Set 
4 Decimal data input Reset 
5 Hexadecimal data input Reset 
6 Binary output format Reset 
7 Octal output format Set 
8 Decimal output format Reset 
9 Hexadecimal output format Reset 
10 Use lIs complement notation Reset 
11 Write processed system to file Reset 
12 Do not abort on "conflicting inputs" error Reset 
13 Simulate comb. portion of the system with delay Reset 
14 Not used 
I 
4.2.15 <TRigger> Declarations 
As discussed earlier, a triggering signal is used to control 
triggered or mode X READ, LOAD, OUTPUT, DUMP, and STOP operations. Any 
element of a declared facility, eY.cept a list-name, may be used as the 
triggering Signal for these operations. Appropriate triggering signals 
to control the simulation may not be available in the DDL description of 
a system. The <TRigger> declaration provides a means for declaring new 






without requiring that the DDL system description be modified. The 
, syntax for this declaration is as follows: 
<TRigger> Body 
Body [te!·]n tE [I] 
Trigger expression te t6!E 
Trigger facility t6 6 whera 6 = 1 w 
Expression E an expression 
Example: <TR> TR!EXINP+EXBINl 
The expression E in the above syntax is a logical expression which 
can vary from simple sum-of-products form to the most complex and com-
pound of forms. It defines the associated trigger facility t6. A 
trigger facility may be used in defining other trigger facilities. 
. -~--. -.. -
Looping or trigger facilities. i.e •• using a trigger facility directly or 
indirectly to define itself. is not permitted. however. In the example 
trigger TR is defined as the logical OR of EXINP and EXBIN1. Both EXINP 
and EXBINl have.been declared to be states of an automaton. The auto-
maton waits in each of these states for data from an input device. The 
input device can be simulated using a triggered <REad~ operation with TR 
as the triggering signal as shown in the example in Sec. 4.2.7. 
A trigger facility cannot be redefined during a simulation run. 
The definition of a trigger facility remains effective in all subsequent 
runs until respecified. A trigger facility may be assigned a delay time 
6 using a <DElay> declaration. Similarly a delay declared during simu-
lation may also be defined using a <TRigger> declaration. For such 
facilities. both the delay time 6 and the expression E remain effective 
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4.3 SIMULATION ALGORITHM 
DDLSIM is a table-driven. event-oriented simulator. Time is treated 
as a discrete quantity and advanced from event time to event time where 
the following actions are considered by the simulator to be events: 
1. Zero-to-one transitions of clocks. During these events data input 
signals to registers and memories are sampled. and next values of 
register and memory contents are computed and saved. 
2. One-to-zero transitions of clocks. During these events register and 
memory contents are updated to new values. 
I. 
! 3. Delay lines taking new values. 
4. Simulator input. output and control events. 
The simulator maintains a list of events to be executed in the 
future. Simulation is performed only at event-times. The simulation 
clock is always stepped from one event-time to the ne~ .. event-time. no 
simulation being performed for the intermediate time interval. The 
absence of any event during these intennediate time intervals implies 
that no change is taking place in the system. For each event-time tests 
are performed to establish the need for simulation. Simulation is per-
formed at event-time only if needed. A periodic event causes a future 
event to be scheduled. 
Event time simulation makes the units used for time specification 
unimportant. Any arbitrary units can be used. The number of events 
simulated and not the number of time units elapsed determine the computer 
time consumed by a simulation run. Since the largest integer handled- by 
the SEL 32 machine is (2 32 .1), it is necessary to keep the simu-
lation termination time within this limit. It is suggested that smaller 
, . 
- _ .•.• - ~-- -- -- .-••• --- •••.•. - .. .".- --p ,..... 
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time periods be used for long simulation runs to avoid overflow of the 
simulation clock. 
At a given event-time various events, if present, are processed in 
the following order: 
1. Zero-to-one transitions of clocks 
2. One-to-zero transitions of clocks 
3. Change of output values for delays 
4. Periodic or Mode Y READ operations 
5. Specific time or Mode Z RE~~ operations 
6. Periodic or Mode Y LOAD operations 
7. Specific time or Mode Z LOAD operations 
S. Periodic or Mode Y DUMP operations 
9. Specific time or Mode Z DUMP operations 
10. Periodic or Mode Y OUTPUT operations 
11. Specific time or MODE Z OUTPUT operations 
12. Specific time STOP operation 
,After processing these events different simulations steps, if necessary, 
are performed in the following order; 
1. Triggered or Mode A <REad> operations are completed 
2. Triggered or Mode A <LOad> operations are completed 
3. If there were any new one-to-zero transitions of clocks declared in 
the DDL description or combinational clocks, i.e., signals generated 
using combinational logic and used as clocks for registers, output 
values for affected Registers or memory locations are changed to 
their new values. 
.~ .. -----.... -_ .......... _- ... -.. - .... - .. --_ .... :-- .. :-~-.~. 
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4. If necessary, the combinational portion of the system is simulated. 
If any new one-to-zero transitions of combinational clocks are 
detected, Step 3 and 4 are repeated until no more one-to-zero 
transition~ occur. 
5. If any one-to-zero transitions of system clocks or combinational 
clocks were registered, new output values are computed and saved 
for affected registers and memory locations. 
6. If necessary, delays are simulated to compute new future output 
values. 
7. Triggered or Mode X Du}~ operations are completed 
8. Triggered or Mode X OUTPUT operations are completed 
9. Triggered or Mode X STOP operations are completed 
This procedure is repeated unt51 the simulation is teroinated. 
--. --. 





DDLSIM performs very extensive error checking. On detection of an 
error, an error message is printed. Whenever possible an attempt is 
made to pin-point the error. Error messages a~e printed in one of the 
two formats discussed below. 
1. Error messages which can be associated with a card in the simulation 
deck resulting from syntax errors are printed in the following 
format. The card containing the error is printed (if not already 
printed) with a vertical bar <:> placed under the column containing 
the error or the column next to the item containing er~or. A dotted 
line starting from the column next to vertical bar (:) and termina-
ting with the error message on right end of the page is printed. 
Example: <CL> CLOCKl(185) CLOCK (6:10)/2*100/ 
: •••••••••••••.••••••• INVALID DELIMITER 
Processing of the remainder of the declaration and the simulation 
deck is continued by skipping to an appropriate position ~n the 
declaration. 
2. Errors which cannot be easily associated with a particular card in 
the simulation deck are printed in this format. The error message 
preceded by three asterisks, i.e., '***' is printed on the left end 
of the line. Error messages printed in this format normally contain 
an error description with associated parameters, i.e., facility 
name with appropriate subscripts, simulation time, etc., to help in 
locating the error. Some of the error messages require more than 
one line. 
Example: ***RESPECIFICATION OF DATA FOR INPUT{1:5) 
***AT TIME = 200 
-. -
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Errors are Jenerally classified as fatal or non-fatal depending 
upon the nature. position and stage of simulation during which they 
occur. Fatal errors normally result in an icmediate termination or 
abort of the simulation job. 1I0,,;cver. up to 10 fatal errors are allo,,;cd 
durin~ the processing of the simulation deck for a simulation run. If 
any fatal errors ,,;ere dctected during the processing of the s~ulation 
deck. the entire simulation job is aborted. Whenever a simulation job 
is tcrr.linatcd due to fatal error(s) a message identifying the action is 
printed. i.e •• 
*UTO HA .... -y FATAL ERRORS - SIHULATIO~ TER.'lI~TED. 
Non-fatal errors do not cause the termination of the sL~ulation job. In 
this regard they are warnings rather than errors. 
DDLSL~ perforr.ls c~plete syntax checking on the BEs and RIEs 
describing a digital syste~. Any errors detected during the processing 
of syste::! description are treated as fatal errors. However. the simu-
lation job is not terminated iccediately. Since the errors detected 
during this stage cannot be easily asscciated with the DDL deck, they 
are printed using the second foroat dcscribcd above. During the sL~ula-
tion statie complete error-checking is performed on the simulation 
process itself looking for errors such as: 
1. invalid memory addressing, 
2. instability in networks containing loops, and 





This chapter provides soae example DOL descriptions. The examples 
range from small synchronous circuits to a simple. but complete computer. 
These examples do not illustrate all the capabilities of DOL. but provide 
a good introduction to the user' unfamiliar with DDL. 
Example 1: A Serial T~os Co~plementer 
The serial twos coaplerncnter uses the familiar copy/compleoent 
algorit~: starting from the least significant end of the number. copy 
the bits as they arc till and including the first non-zp.ro bit; compleocnt, 
the remaining bits till the most significant end. As an example. 
o 0 1 0 1 0:1 0 0 ~umber 
1 1 0 1 0 1:1 0 0 Twos complement 
co~plement : copy 
This algorith::! is implemented using a shift register and rif,ht 
circulating its contents while c~pying or complementing as required. The 
number of shifts is equivalent to the number of bits in the registe~. A 
flip-flop can be used to store the copy or cooplf:oent state. 
Fi6ure 5-1(03) shows the description of the serial twos complcmenter 
in DDL. The content of the six bit register R is to be replaced by its 
twos complement. Register C (3 bits) counts the number of shifts. S 
is a state flip-flop to indicate the copy or complement state. T is a 
control flip-flop to indicate Ru~:lsTOP state for the cooplementer. The 
complementer waits for SW to be ON, to start complementing. There is 
a clock P. An OPerator ADD is described in lines 5-8. This is a 3 bit 
adder to increment the contents of the argument register by 1. The 
AUtomaton COMP has two states: a waiting state I, and a processing 
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state Sl. Setting of SW is required for the transition to 51 state. In 
51, the register R is circulated right 1 bit with the least signi-
ficant bit copied or co::lp1emented, depending on the state of 5 being 
o or 1. If register C has reached a value of 5, the complementation 
is stopped by setting T to 0 and returning to state I. If C ~ 5, 
emfP stays in 51 state and increments C. The FLag statement (line 13) 
sets the f1a~s of the translator to provide the outputs at each of its 
six phases. F"i~ure 5.l(b) shows these outputs. A det:liled description 
of Figure 5.1(a) follows: 
Line 1: The na::le of the system is CO!'1PLEHE~TER. Only the last 8 
characters cf this na~e are retained by DDLT~~. There is no period at 
the end of this line, c;ince the system description is not complete yet. 
Line 2: REgister R has 6 bits numbered 1 through 6, left to rlghti 
C has 3 bits numbered 2 throu5h 0; Sand T are single bit registers. 
C counts the shifts; S is the copy (O)/CO~PLEXE~ (1) state flip-flop. 
T is "a flip-flop indicating that the complementing process is underway. 
It is not really required, but inc laded to illustrate some DOL features. 
Period te~inates the REgister description. 
Line 3: A LAtch by name SW 
Line 4: A single phase CL.Jck (Time) P. 
Line 5: A special OPerator by name ADD. The output of the operator is 
a 3 bit number. The input is through the argument X (X 1s a formal 
parameter). ~o period to terminate, since the ~perator description 1s 
not complete yet. 
Line 6: Declares the TE~inal X to be of 3 bits and a new 3 bit 





Line 7: Declares a new IDentifier for the concatenation of the last two 
bits of e and a 1. 
Line 8: Declares the CARRY and SUM bits of an adder consisting of 3 
half adders. e has the carry bits from each half adder, CC consists of 
carry bits from previous stages along with a I for the least significant 
bit. ADD consists of the SUM bits output. Note that ADD is the name of 
the operator, which is simply an ADD 1 circuit. The circuit implied 
(modelled) by lines 5-8 is: 
X(l) ! -illL, I.:-lj , 
-r-r 
e(l) '" 'j ADD (1) 
X(2) (3) 
}l.A 
ADD (2) ADD (3) 
Note the periods at the end of line 8. The first terminates <BO> and 
the second terminates <OP>. 
Line 9: AUtomaton CO~W is controlled by the clock P. Since CO~W is not 
subscripted (by parenthesis) .it is assumed to be having only two states 
(1 bit). (If there are more than 2 states, then the number oC bits re-
quired for state identification must be shown) 
Line 10: STate (Step) I with identification O. AUtomaton COXP waits in I 
till SW is 1. When SW is 1, T is set to 1, e and S are set to 0, and a 







Line 11: State SI with the designation 1. waits for T to be 1. If 5 1s 
1, R is circulated right one bit with the bit R(6) complemented; other-
wise R is simply c1rculated. S receives R(6) if 5 • O. Also in this 
state, the value of C 1s checked to be equivalent to 5(-1012), If C-5, 
T is set to 0 and a transition to I is made; if not, C is incremented and 
5 1 state continues. The periods at the end of line 12 terminate the 
If •••• THEN on C, S I, ST, AU and SY declarations respectively. 
Line 13: Sets the flags of DDLTkN to output results of each of the six 
passes. 
Figure 5.l(c) shows the input commands for DDLSIM. Flags for DDLSIM 
are set for decL~al data input (4) and binary output (6) in Line 1. SW 
is initialized to 1 in line 2. Two values are read into R one each time 
state I is reached (line 3). An output trigger OUTTR is declared to be 
O~ at the falling edge of clock P (line 4). The values of CO!1P, R, 5, C, 
T are to be OUtput when OUTTR is ON and that of R when in I state (line 5). 
The simulation is started with <~T> in line 6. Fisure· 5.l(d) shows the 
simulation output. The TIME starts with the raising edge of clock. Each 
edge is a tL~e event. At time 0, all registers are zeroed and the cir~uit 
is in state I. At 1 SW is set to 1. At 2, R receives 5. 12 core tL~c 
slotR (6 clock pulses) are required for R to have its twos complement 
(time 14). At tbe 16, the new value for R (20) is received and its twos 
cocpleI:1ent is ready at time 28. Since all t.he inputs are exhausted, the 










DIGI1AL DtSJ~~ lA~GUAG~ IPA~SL~I(~ 
1 : <s'>rO~PL~~~~IE~: 
?: <wE>k(l:b),C(2:~),~,1. 
3: <LA>S .... 
u: <11>p. 
~: cOP> ADO(3)~x$ 
0: <IE> ~(3),C(3). 
7: <1D> CC=«((2:3)[lrl). 
~: <H~> C=k*rC,AOD=kiCl •• 
q: <ALJ>CO"-P:P: 
to: <ST>I(O):S~:l<-l,C<-O,S<-O,->Sl. 
11: St(l):T:J~J k(1)<-t"(b).~(2:~)<-~tl:S) ;S<-~(b),~<-R(~) (Rel:S) •• 
12: lC(2)*t(I)*C(O»1<-O,->lJC<-AI"OSC~ ••••• 
13: <FL>3,u,S,~,R. 































r: I: C l A .. 1:.1\ l'" f: ~ /. T J n '" ~ 
< c; y > l. f " t ~. 1 f- .. : 
«'F-'> Ar'(~:t) ~ 
<rt.> C=x.C(, o\l'I['=)(:,)(c •• 
< t.l' > (( .... ;:-: tJ: 
<Sf> 
I: ~.\: 
~ 1: T: 
T<-I, «-0, ~<-o, ->51. 
... 
C -> C"1 
151 ~(I)<-t~(~), ~(2: ~)<-~(1: 5); S<-W(b), ~<-R(b) (R(t: S) •• 
)(?).tr(I)*C(~)1 1<-0, ->1; Cc-AODSCi ••••• 
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DIGITAL D~5I~~ LA'GuAGf TRANSLA1Ck 
PAS5~--SY~'~~ R[nUC~O 
<S~> LF~E~TFR: I=*ICO~P'O, Sl=*/(O~P'lDl , C-t=X*C-l(2:3)tlCl , AOO=XiC-tC2:3,tl0l • 
< JIll:> ( L' ~~': 1': 
)}] 
J ~ 11 
lS~l T<-101 , C<-Q, 5<-0, ->51 •• , 
) T) 
)5) P(l)<-t~Cb), ~(2:~1<-"(t:S); 5<-R(b), R<-A(b)[RC1:5) •• 
)C(2)*t(I)*(CO») Te-O, ->11 C<-AOO , x=C ••• , ••• 
Figures. 1 (b) (Continued) 
\ - ~- \' 
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("1=)1*("1(2:3) 1101 , 
AOD=(Xa("l(2:3)(lD1 ), 
lP*"11 1<-"I*IUl ., 
)P*"ll r<-"l*O., 
)P*"ll S<-"I*O •• 













5 1 = * / (n ,- P , t 0 1 








t.l'f ( 1 : I) = ( x ( 1 : 2)';'(" 1 (?: 3», 
A i~ (' ( .3 ) = ( X ( 3 ) (I; II, 1 ) , 
)P*"I) T<-"I*l~1 ., 
)P*"I) r<-"l*Il., 
)"*"11 5<-"1*0., 










Figure S.l (b): (Continued) 








c .... ~. 
:.~ 
:'( "'; . ~-. 
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)P*"1 + P*"5) 1<-"I*IDl + "5*0., 
)P*"1 + P*"b) C<-"l*O + "6*ACD., 
)P."l t P*"4) S<-"I*O + "4*~(~)., 
)P*"I + c*"51 CO~P<-"l*IDl + "5*0., 
<SV> 
lP*"3 + P*"4) ~(1)<-"3*t~Cb) + "4*~(b)., 
)P*"3 + P."4) "C2:0)<-"3*R(1:S) + "4*RC1:S)., 
)(:"o*C, • 
PASSb--SUbFACILllIES nI5J~1~t~ 
U"'EI' n ... : 
J = 11 / (" l! ", '" I (I , 






"b="c· f (CC2)*fC(1)*CCO», 
C"t(I:~):X(1:c)*C"ll2:3), 
C"1 (3)=X(3)*11)1 
Ano ( 1 : 2) = ( ~ l 1 : 2) .,'C "I ( 2: 3) ) " 
AIl(i(3)=(X(3)alDt ), 
]~*"1 + P*"SJ T<-"1*101 + "5*0., 
lP*"1 + P*"~) «-"1*0 + "b*~DD., 
1~*~1 + P*"4J S<-"l*O + "u*k(c)., 














, . t .. : 
)P-"3 + P."4) ~(l)<-"~*t~(~l + "4*~(~) •• 
JP*"3 + P*"4) R(2:b)<-"3*~(1:S) + "~*~(l:~)., 
x:"~*C, • 









. _--1 LEI"E"'Tt::1'I 1 1 1 -1 0 33q 0 0 
2 R 1 0 h -b 0 a 0 0 
3 C 2 0 .~ -b 11 227 358 h2 
u 5 1 1 1 -b (\ 235 2ql 2qS 
5 T 1 1 1 -0 0 210 321 325 
b ~ ... 1 1 1 -fl 0 0 0 0 ~P 7 p 1 1 1 -5 0 (\ 0 0 .- , 
Ij ArD 1 3 3 -q 0 0 0 0 "T7r.; 0-' . ,
co )( 1 .5 3 -q \) lql 0 lq" (") :'. I ;l; ;:~' ..... 1e " 1 1 1 1 .q 0 213 0 21q VI 
" ,("; -. I 11 C"1 t 3 3 -q 0 0 0 0 c: .. :~ 
1 ? "2 1 1 1 -q 0 252 0 258 '.':'0 ;!~ !.: i~i 13 CO~P I 1 t -0 0 21.11.1 330 31.10 
.' 14 I 1 7 0 1 -13 \) lqb 0 201 -<tZ 
15 51 Ib 1 1 -13 0 203 0 208 
Ib IDI 1 1 -17 II 0 0 0 
17 0 11 1 -17 0 0 0 0 
u- "3 1 1 1 -q 0 255 0 2bl.l 
lq "1.1 1 1 1 .q 0 280 0 287 
20 "~ 1 1 1 -q \) SOI.l 0 318 
21 "t- 1 1 1 -q 0 337 0 351.1 
?2 0 0 0 0 0 0 \) 0 
23 0 '0 0 0 \) 0 0 0 (>1.1 C"l .5 3 1 11 0 S13 0 51q 
25 C"1 1 ? ~ 11 0 521 0 531 
26 Ael) 3 .5 1 ~ 0 I.It3Q 0 I.Iq7 
27 Aue 1 2 2 e- o Qqq 0 511 
2~ .. 2 b 5 2 0 l.I~b Qo3 a5a , , 
2q ~ 1 1 1 2 0 "e.o 1.187 IH8 
Figur., 5.1 (b) (Contir.ued) 







.~lgure5. I(e) DDLSIM Input 
c 
a 
'" Tl"E P R 5 C T R 
0 o OOOO~O 0 o~o 0 000000 
2 1 000101 0 000 1 
u 1 100010 1 001 1 
b 1 110001 1 010 1 
8 1 011000 1 011 1 
1() 
-I 101100 1 100 1 
12 1 11()1l0 1 101 1 
1 u o 111011 1 101 0 111011 
1 b 1 010100 0 000 1 
H 1 001010 0 ~01 1 
20 1 000101 o 010 1 
n 1 1000JO 1 011 1 
?4 1 110001 100 1 
26 1 011000 101 1 
2t1 o 101100 101 o 101100 
'~D Of FILt kEACNtD ON INPuT 
I~ULATIO~ TEWMI~ATED AT TI~E = 2q 
Figure 5.1(d) DDLSIM Output 
· . 
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Example 2: The Serial Twos Comp1ementer (variation 1) 
Figure 5.2(a) illustrates another version of the twos complementer. 
Two operators are used. The six bit COM operator circulates register X. 
The bit fed into X(1) during circulation is either X(6) or X(6) depending 
on the value of Y is 0 or 1. respectively. The CNTUP operator is the 
same as the ADD operator in example 1. This version just illustrates 
the use of operators. Figures 5.2(b) shows the DDLT~~ output, 5.2(C) 
shows DDLSlM input and 5.2(d) shows the DDLSIH output. 
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1: <HO>CU~(I)=()Y)T~(~);X(~).)~CCM(2:b)=X(1:S) •• 
1<: <1l~>C:l,jlu"(3)1.)I;:I' 
Q: <H:> )(3),(3). 
10: <ID> f.C=(CC2:3) llt-Il. 
11:· <QO>C=x*[C,C~TLP=X~rC •• 
12: <~u> CO~P:P: 
t S: <SI>I (0) :511: r<-I ,[<-0,5.<-0,->51. 
lU: 51(1):T:w<-CO~$k,S$, )TS) 5<-"(b).,)C(21*tC(1)*C(O») Tc-O,->I. 
1~: C<-C~TuPSC~ ••••• 
10: <FL>3,4,5,o,~. 

























<~ ... > Lf\~.··TI-~ 





< I I> P(J:1) 
<'. :0"> (w"(I:td 
<r~> t(I:t-) 
HI:! } 
<l'P> C I. I !J~ ( J : 3 ) 
II -> 
< I E> -"1(1:3) 
C -> 
C"1(1:3) 
< 1 I':> CUt:t) 
< Al~> CO"'p 
<Sl:> 1 
-;1 
< !' ,> L ~ ,"' f' T ~ .. : 
< .1 P :> C. { • '.' .. t, Y l 
c .. t· > c r. ., ( J ) = ( 
J" ,~(~)~ .(~).), LO~(?: ~):X(t: ~) •• 
< (''':> C" T I: '" ~ It ~ 
< .. i'> C=x -CC. Cr" IJP:ln'r.( •• 
~J: T: t«-Cl1"'~I<, ~~, 
1 tS) S<-'dt»., 
)(111 
C"1 
ll(2)e'C(1)-C(O)J ,<-~, ->11 C<-CNTUPSC5 ••••• 
FIGL'RE 5.2(b): DDLTR!1 OUITUT 
.f 
~A~S~--~T\l') ~t~u(F.O 
<SY> L~~l~T~H: l:-/CO~~'O, SI=*/l~~P'I~1 , C(~(I)=( 
IY) f~(~): l(e).), CC~C?:h)=)ll:S), l"1:)"1*("lC2:3) (ICI 
<All> (r·~p: t>: 
, C~TUP=XllldClll(213)(IOl 
) I I 
)::;Al 1<-WI «-0, s<-o, ->51 •• , 
I S II 
)T) ~<-CU~ , x=~, l=S, 
1151 ~<-~Cb)., 
lCCt)*'L(l)-(CO») T<-O, ->T, C<.C~Tup , ,111=( ••• , ., • 
~ ~ S S 3 - - r ( .. \ I) I 1 1 1I" s IH 5 , ,.. J .. 111 t r 
<5Y> LH'n TF"': 
1:*/C(~~'~·, 






rr~(I):(Y-')(bl • "l-X(h)), 
(l·· ... (t':e):" (1 :~), 
r"I:)~I-C"1(2:3){lnl , 
(r.llrP:ClI"I"C"l (~:3) rlPI 
I ~ - .. ~ I T < - " ~ - I II t • , 
I~-"~) C'<-"2-l'., 
) '" * II ? J <; < - " 2 _ ( .•• 
I~*"~I C0~~<-"~*lrt 




JP*"~d (I.' ;:<-".,*0., 
1~·"~1 r<-"o.L~lup •• 
)"I: ..... ·t, 
. , 
) , 













cr.~(l)=(Y*TX(h) + "l*XCb), 
COv'(C?:b)=lI( 1 :~), 
C"1(1:C?1:X"I(I:?)-C"I(l:31, 
r l l(3):X"l(3)*l01 , 
C.\ Tl.~ ( I : 2): (."1 ( 1 :?l ~(" 1 (2: 3), 
C"tt,JP(3):O"1(3)dI111 ), 







l~···Sl 1<-"S.0 •• 
1~."~J (0"'~<-"~*~., 
J ~.·bJ C<-"t.-CtvTl,p •• 
."I:"o*C, 
., 




















.. 3S:,.,--I·t" .... ~lll·r.'5 ~AI"t"~1) 
<"I'> Lf- .. P· 1Ft;: 
I : .. I r. ,,~ .. • II, 





"~:"'*T(r (;>'J*TC(') .C(II», 
r:l". ( 1 ) : ( y. TX ( t-) + .. t *)1 (fl ) ) , 
(r:' (t':t-):k( t :1), 
C"I(l:i):~"I(l:/)*C"I(I:~), 
fill (j):;W-"1(3)*lljl 
r'" I Ilf. ( 1: 2 1: ( It'' t ( 1 : 2 j::-r "I (?: 3) ) , 
( .. T ... ~(\):(r"1(~) .. ll)l ), 
1~."2 .. ~.M~J T<-"2*101 + "5*0., 
J ,., * "2 + ... M t- I l < -" .? .. 0 .. .. b * r r. , ,. p • , 
l~*"? .. ~."ul ~<-"r*~ • "u*~(o)., 
I .. ' .... i .. ~ ... ., ) C I)"" oJ < - " ? * II. 1 .." ~ * 0 • , 
) c* "31 w<-" 3*((· .... , 
.. =""\* .. , Y="'*~. 
),"I:"o*r. 
FIGURE 5.2(b) (Continued) 
"'AS!S~--~I'rF allll rtfS otSJl!IHD 
<~y> Lf"'f:\iHIoi: 
1:* Ie (,I •• .lI 0, 






rnU(I)=(Y*'V(~) + "1*XCb», 




l "" 'I ~ ( 1 : 2 1 : l )I .. 1 l 1 : 2 ) ".C .. 1 ( 2 : .H ) , 
(1\'111"'(3):(1I"1(3HI01 ), 
J~."2 ....... .,) T<-"2.101 + "5-0., 
),. ... c' • "'*"t,) C<-"2*0 + -,,-r""jP., 
)~*"~ + P."uJ S<-"2*0 + -q.~(~)., 
.. 

















,/ ~~lilOli$a'\OUIiO"'i~W __ ... :::;'l", __ 't.$: :a:;m i J lXG' .  o  -z:..- ad" • _. _.,_ •• 
-' 
. . 
F Ae III TV UHf 
1 L~~t-N1E~ 1 -1 Il ~t-l 0 0 
2 H 1 b h -" 0 ~'1t:o 302 'Ot-
~ C 2 (l -3 -" v ~"p. 3liO 
,H-tl 
U S 1 1 -t- " 27n 521 
3t'f:, 
5 T 1 1 -t- O 2')7 SI.I3 ~47 
b ~ ... 1 1 _M 0 1\ (I " 
7 ., 1 1 _r:. (\ 0 n C 
8 CO ... 1 b ,., -q 0 0 0 0 
~ X 1 ,.. t- -0 0 lll:- IJ 137 
10 y 1 1 1 -c; u ~~(I 0 lUv 
11 C~Tl'P :\ , -<t .1 0 0 C :"' .. 
12 " 1 1 1 1 _Q (l ;.' '. C, 
I) 250 -0' 
13 X" 1 1 '5 3 -'t I) ~l? (} 2~,;) 
1 tI "2 1 1 1 -q \) ;>c,u (\ U.rl r , 
115 C"1 1 , :\ _c 0 I) 0 0 I 
1 to 
"' 
1 1 1 -0 0 ?Q3 n 2qQ 
CD 
N 
17 LO"'''' 1 1 1 -,.. I) 2"" ~')~ ;~2 I 
1 t.' J ?l 0 1 -n J 2~7 0 232 
1 q 51 <>0 1 1 -n 0 ., S" I> 23~ 
20 \L'1 1 1 -11 .) I) 0 0 
21 \I u , -17 '1 II 0 0 
2? lOti 1 1 1 -Q .') '1 1 0 3114 
2; "e; 1 1 -~ ., !-i'h 0 ~ 1.1 (,j 
?u "b 1 1 -Q ,) ''lq C) Hb 
2'-' 01"" 3 3 1 1 1 0 ~':-c; 0 "b3 
2b C .. H)F 1 ? ? 1 1 ., ~"., u /J77 
27 0 I, ,) n 0 n 'J 0 
?ra \I 0 0 Q (} I) 0 0 
2q C"1 3 '\ 1 15 .1 ~7~ 0 ,,~c; 
3C C"1 t ? ? Ie; 
" 
~;;7 0 u07 
31 CC'., 2 t, ~ fa Il 'Hl 0 1.1;7 
3? (I) .. 1 1 1 Fe 
.., 
.,3Q I) ,,~ '3 




I .. . , 
-----





r,: <Ul»ntJTH/CIl~I-,~,S,( ,T/,J/J;/ 
t-: <51> 




T l'~~ p l- S (' T Q I ~ \N 
I 
0 o 000000 0 r.OO ~ 000000 
2 t 000101 o 000 1 
" 
1 10(:01(1 t o III t 
to 1 110C('I1 1 (110 1 
8 1 OlJono t 01 1 t 
10 1 Inliro I 100 1 
12 1 110lH I 1 CJ 1 1 
1 LI (\ 11ll'11 1 1(11 0 111011 ,- .. 
Ih I 01010(\ 0 COO 1 
IA 1 '101010 0 001 1 
(>0 1 c/OC/IOI " 010 I 
22 I 11'0('110 t 011 1 
?LI 1 110(,vl 1 1(10 1 
?f. I 0110001 101 t 
2A 0 101100 1 t 01 o 101100 
• oJ!) OF FILE ~fAr~~n ~~ J~PUl 
IMULATIu~ lf~~I~AT~O A1 IJ"~ = 2q 




Example 3: Twos Complet:lt!Oter (variation 2) 
Figure 5.3(a) shows a version of twos complementer description with 
the use of several AUtomata. Automaton CNT adds 1 to C, checks if it is 
5 and sets DO~E to life = 5. It is activ:\ted by COUnT. AUtomaton 
CHP is acti.vated by CPT; performs the one bit circulation of R; sets 
COUNT to 1 to activate CNT. CO~ is the controlling AUtomaton, activated 
by 5W and in turn activates CMP in state 51 and waits for CCT to be 1 




Figure 5.3(b) shows the DDLTRN output. Figure 5.3(c) and (d) show 
the DDL5I~ input and output respectively. Note the effect of this version 






































, , : 
I? : 
I ~: 
t u : 
1 c. : 
I " : 
17: 
11": 
1 0 : 
;>r, : 
;> I : 
?i': 







< T r, > r. r. = (l ( c : ') r I f' 1 ) • 
<ST>Ct (I') :C"l" T:r.<-tr"'r.~,-:>C2. 
/ 
ORIGINAL' PAGE rs 
OF POOR QUALITY 
r. ~ ( 1 1 : I: r: T = I • J r ( ,> ) • t: ( I ) • 'T C ( ('I ) J r: n 1\ F- = 1 : r: I)'~ E = Ii • , - :> C 1 •• 
<AI'>C:'~:"': 
) C; J I) ( I ) < - ,. '" ( ,. ) • ~ ( ~ : t- ) < -lot ( 1 :.., ) : S < - ~ ( ~ ) , IJ < -I( ( ,.,) r I< ( 1 : C; ) • , - > S 1 • 
~t!U): fl.l: 11·I'··F-I->Ti->C;I •••• 




t.: .-~: .• ,.~ .. \ •.. . : ': R" - •• , 



















cST> r: 1 
(2 





~ 1" 1 
S? 
Figure 5.3(b) DDLTRN Output 
C -> C"I 

















<(If.'> AI·',...· oj. 
<~n> c=~*rc. 4nn=X~rr •• · 
<AU> (,r,T: P: 
<ST> 
r.l: cnul\. r: C<-H,rH", ->C? 
r.;>: ceT:l, 
.. . . 
lC(2)·C(1)*tfCI)1 f'I:I\f=l; CoP.f=CI., ->Cl ••• 
<AU> [Pol": t-J: 
<<;T> 
sc·: C"'1: 
15] ~CJ)<-tH(f,). ~(2: t-)<-R(t: !:I); s<-~(<<:), P<-IHb)[rcCI: 5)., ,,>91. 
51: ~0U~T:l, ->50 ••• 
<A~> cn~p: P: 
<5T> 
1: 5~: 1<-1, l<-O, ~<-O, ->51. 
51"1: T: CPT:I, ->S~. 
SCI: Cr.T: 
lDO~El ->}; ->Sl ••••• 
Figure 5.3(b) Continued 








,,.1'1 ~ \1~: i.~~ \-, 
PA5S?--SYNTAX QF.~UCfn 
<5Y> LE~~~TF~: Cl=*/C~T'O, C2=*'C~T'lrl 
S?=*,c"~p'2n?, C"'=X*C"IC?:3) (1~1 
< A If > C P, T: P: 
) C 11 
, SO=*/C~P'~, SI=*/C~P'ICl 
• ADD=X~C"I(2:3) (lDl , 
)rOU~ll C<-A~n • X=c, ->(? •• 
)C?) cn=lnt 
)(2)-((1)*1C(0») I)(I~E=10' ; CCI~E=O., ->Cl., • 
<AU> C'-P: P: 
J SO 1 
j CPT) 
:t" • 
.. , . 
, I=*ICCWP'Or.2, SI·1=*/CC~P'102, 
IS) IHt)<-tl<{f:'), W(?:b)<-f;Cl:5); S<-RCbj, P<-P(&)PH1:S1 •• ->51 ••• 
) S 1 leo II f\ T = 1 0 1 , - > 5 (/ ., • 
<AL'> Cfj"'P: P: 
III 
)5~) T<-I~1 , c<-p, 5<-0, ->51"1 ••• 
151"11 
)T) CPT=101 , ->S2 ••• 
] 5?1 
lCCT) 
]nO~El ->{; ->51"1 ••• , ••• 
Figure 5.3(b) 
--_. ----- ------ -------------
,-:'\ 
'r 












O~ ( :. .. , -, 
<Sv> l ~~F '" TF"I-: 









"3=(('*t(((2)*I;( 1 l*tC(o», 
It (j = 5 (I * cpr , 
"~="IJ"~, 
"t-="U&t~, 
"1=1*5 .. , 
",.=SI"I." 
IIq=~c*r.rl, 
", (I="Q .. t:('~if, 
"II = "q .. fr,,', F, 




I j.I. II I 1 (~. r < - " 1 * I r 1 
rrT=("c·'.i! 





J~."~J ~(]1<-"S .. t~(6)., 
1~."~) ~(?:h)<-"~*~(I:~)., 
I~*"~) S<-"~.J(~)., 
1 ~'*"t-) ,«_" .. *" (01 (IJ( I:"')., 
) p * It I, 1 ( ; 'I' < - " 4 .. t PI. , 
(r"J.\T=~l·H·! , 
1':>*:;11 C"'~<-~I.(J., 
11· ... "1) T<-"7*11)\ ., 
J ~ ,. "11 !. < - " 7'" (I • , 
' ...... "11 <;<-"7*0., 
\~"'''7J ri'''~c-"7''''.~., 
C ... T="r*1111 
IP*"~) c"'· .... <-"~""'!~-!., 
J ,. * " 1 (I 1 r r. ,v ~ < - II I (I'" ('I)? • , 
jt-' ... , 11 C (1'~ ~ < - " 1 1 ,. I,)" • , 
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Figure 5.3(b) 




{.~=./C"" I I e I 
~ 0 = ,. 1 r~' P I (I, 
SI=*/C\ P1 tr.l 
J ="*/(:"-" I OO?, 
cq " t = * I ( (~ "r-' I H' ~ , 
S"=""CI,,,,p'~ni', 

















, ~ ... " 1 1 (t T < - " I .. 1 D I 
lCT:C"'_',":1 
r'·\.t-="?·'I'I 




Jf'."~) ;:(".<':1-»<-"5""(1 :';;)., 
J~ ... It~J ~<_"~"~(~)., 
J~*"t-I 1:(1)<-"t\* ... (~)., 
J~*"bJ ~(~:t-)<-"~"~(1:~)., 
1 ~ ... "LI 1 (', ~ < -" LI * t " t • , 
r.l·I.' ... T=~l"'lnl 
J~*~IJ l-~<-~I*n., 
1 .... • .. 71 1<-"7.,r~1 
I Peh 7) «-"7*0., 
J t: ... " 7 ) ~ < - " 7 " (, • , 
. , 
IP""7) r0~~<-"7*JC?, 
r I' 1 = " ..... 1 I . 1 
1 .... "* " f. J r. " '. c: < - " ;0 * i' i. t' • , 
1 L> .. " 1 r I ( i.' '.' ~ < - ., 1 1/ • 0 r . ~ • , 














T =*/(1,'· P' (1[12, 
SI"t=*/fG"'''''ID2, 
















)P"'"1 + 1'*"7] C<-"t*ADO + "·,*0., 
1="1*(, 
JO*"1 , F*C?l (~T<-"I*lrl 
CC T=r;.* t r~1 
nn~~=";*lrt + "\*0, 
+ C?*O., 
IP*"., + ~*"~] k(I)<-"5*t~(&) + "b*h(bl., 
)P*"~ + P*"h) w(2:6)<-"5*~(1:~) + "e*R(l:~)., 
JP*"e + ~*"7) S<-"O*w(b) + "1."., 
)P"'"Q + P*51J CW~<-"4*lDl + 51*0., 
C(:U"'T:Sl*lLl , 
1~*"71 T<-"7*lnl ., 
l P*"7 + P*"~ + P"'"tO + ~*"11J CO~~<-"7*lC2 + "~*2U2 + ",0*002 + "11*\02., 
(PT="~*ll)l , 
Figure 5.3(b) Continued 
~, 







PASSh--~U~FACJLI r It:~ 'H!'J/n"'~1 
<SV> Lr:'-'F"Tf(;: 






S.?="/IJ"" ... ' 20~, 










"11::"Q"Tl1 n r..F, 
r " I ( 1 : ? ) ::)( ( I : ~ ) • C " I C ? : .~ ) , 
("1(3l=~(3l*1r.1 , 
A ()() ( 1 :? l:: C)t ( 1 : 2 ) ",e" 1 C?: 3) ) , 
A Ij 0 ( 3 ) :: ( X C 3 ) Q' 1 j) 1 ) , 
l~*MI • ~*"71 C<-"I*Ann + "7*6., 
)(="I·C, 
IP*"I + P*r.~) C",T<-"I*lrl 
C C' T = C C' * 11,\ I 
f" () ~. E :: " ? * I n 1 + "3*0, 
+ £.2*0., 
Ip,,"5 + P*"b) Q(IJ<-"5*TkCf) + "b*~(~)., 
l~*"~ + ~*"~) w(2:h)<-"~"k(I:~) + "~*kCI:~)., 
I~*"b + P*"7) S<-"h*hCb) + "7*0., 
IP."LI + P*~IJ C~P<-"LI*lnl + SI*~., 
COU~T::SI·lrl , 
JP*"7) 1<-"7*101 ., 







.. ..I' '. C::. 
t~ i· .. ~ 











Figure 5.3(b) Continued 
• -'"-----'- ... _-'-=-_.--"-_.- "--_\..----.---.... -.-~- - "--
. . .....•... .. • 
. .--.-~--~ 
\ -'.--
\. . ~. I "\ . 
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urll.tTY UIJLt 
1 1.t:'·t·.TffJ 1 -I I') &.;Q? 0 0 
~ ? .. 1 l- i. -I- () () 0 0 
"!o ( t! (I -~ -t. I) HO 5~O 'i)t1 
tI ~ 1 1 -f, I) 477 'j -~ $\ ""2 
5 .f., (l ~tt.- 52.? ~?b 
I) C/'u:, 1 .0 .) lr.;:> 0 11;0 
7 I' {l~.!: _0 " HI (\ 1 113 
~ ('I·T -'f .) ;qQ \J 21.. tI 
" 
UT _c iJ 7~ C 1<3 
t I, ... 1 -'- 0 () 0 (, 
11 S,. 1 -,.. '.' 11 Cj 
I) 
1 t' ,. Ol~ .s .~ -Q OJ ,1 01 I) 
I !- 3 .~ .q 01 ?'-It-, 0 ]fJ 
1 u Ill; .? CJ i? 
- 1 7 ,) (, 0 /) 
I C; r. " 1 ~ :~ -'-I oJ II 0 0 
I f, 1, ic? t' -1 7 .) i"I tl 0 
17 C:' 1 I -t- .) ~~" 'UI) /jU 0 
1 ~ r 1 ? ... (, -1 _~ I) s, .. 
" 
~i?O 
1 <. f? ?~ -13 .J Vi? 0 3n 
.?c u·~ 1 -,.. 0 UQ!,I 'in,. 512 
?1 H ?q (. -p .) :vq 0 33" 
Ii' 'il ?P 1 1 - 1 S II . 3 ~6 I) 3ul 
23 cr:Y~ 1 ? ? -l- i} r;~i4 hr..? t-,OE-
IlJ f lU (I 1 
-I' ., ~I~ , 0 H8 
?~ ~r)2 ? I -17 0 n () 0 
.?t. S 1 "I 1 ,. 1 1 
-I' G 3"\, 0 -" 'i C, 
n ~;> ;:l5 ? -13 " 3'i7 ,) ~t-2 
?fo 1/·1 1 -17 t) 0 0 0 
~q II (I -17 j) ,', (\ 0 
30 " 1 1 -0 (I V.. 1 (a 373 
31 "2 1 -Q (l 3'1 !J 0 4\) to 
3? "3 1 -0 'J !.II ~ .) 430 
B "u 1 -0 0 utll 0 uu7 
-"" 
It';. 1 -Q ,) u4t1 (, "C;3 
3C; "I) 1 1 -0 I') /jf.,Q I) 1I76 
St'I "7 1 1 _(1 (\ ':l13 (/ .,'0 
'7 "fl 1 , -0 :) CiS? I) S~A 
3k "Q 1 1 -~ 11 Cihl1 0 1)75 
~Q " 1 0 1 1 -0 .) 572 0 SSI 
u c; 
" 1 I I I , -0 I') r;oG 0 "07 
41 n 0 (I (\ I) n .) 0 
"t! l) 0 /I (\ .) t') 0 0 
u3 C"1 3 3 1 IS .) 7r;c; (I 761 
LlLI Cit 1 1 t ~ 1 r; (\ 7h3 . 0 173 
45 AN) 3 , 1 12 .') 731 0 73 0 
LIt. 6 r: I' , .? 2 Ii' 0 7ut 0 753 
lJ7 ~ 2 n c; 2 0 bOP 705 bCJ6 
",. P 1 1 1 2 t) 7n 720 720 





Example 4: MULTIPLIER [35] 
A MULTIPLIER unit that calculates the product of two a-bit numbers 
is described in Figure 5.4(4). A listing of the deck used for simulating 
the MULTIPLIER system along with the simulation report is given in Figure 
5.4(b). The <Flag> declaration in the simulation deck specifies that all 
data-values specified without radix specification be interpreted in 
decimal (Flag 4), and that output values be printed 1~ binary (Flag 6). 
The control unit HPY of the system waits idly in state 51 until it receives 
a START command. A <INitialize> declaration Is used to initialize the 
START signal to 1 and start the MULTIPLIER unit. On receiving the START 
command in state 51, the control unit proceeds to load the R register 
with the multiplicand obtained from the BUS and pr~ceeds to state 52. In 
state 52 the B register is loaded with the multiplier obtained from the 
BUS. A triggered READ operation with state terminal 51 as the triggering 
signal is used to supply the BUS with the multiplicand. During simulation, 
whenever the control unit reaches state 51, the BU5 is supplied with a 
new value of the multiplicand. The multiplier is supplied to the BU5 in 
a similar canner with another triggered READ operation using state 
terminal 52 as the triggering signal. After loading the multiplicand and 
the multiplier, the control unit proceeds to state 53. In state 53 the 
multiplicand is added to the partial product, if the multiplier bit is a 
logic 1. The control proceeds to state 54 in any case. The A and B 
registers are shifted right together and the multiplication cycle counter 
MCOUNT is incremented. If the count has been completed, status line 
DONE is set to logic 1 and the control unit returns to its idle state 51. 
If not all bits of the multiplier have been tested. the control unit 
returns to state 53. 
" 
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A triggering signal OUTTR· defined using a <TRigger> declaration 
is used in a triggered OUTPUT operation to control the printing of the 
values for MPY. HCOUNT. A. and B. These values are printed in binary 
on every trailing edge of the clock P signal. Another triggered OUTPUT 
operation using state terminal 51 as the triggering signal controls the 
printing of the values for the multiplicand. multiplier and the final 
product. Note tl~t these values are printed only once. i.e •• when the 
final product is available. during a given multiplication operation. The 
two output lists printed with different frequency make the simulation 
report more informative and readable. Since no <Clock> declaration is 
included in the simulation deck. default values are used for p. W, and 
6. Note t~t for a single simulation run a <SImulate> declaration is not 
required. Since an EOF condition is expected no explicit <STop> dec la-





DIGITAL DESIGN LANGUAGE TR~NSLATOR 
c;:~~:r !:~~_ r ,.~~::: !S 

























Figure 5.4(a) DDLTRN Input 
or.rJ~:·:r~1_ ;-'.~.:~:':: !S 
OF POC:\ QUALI"iY 
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11"'~ Y 1 A a k ~uS 8 ~ 
0 01.1 OOU 0001.101.1000 OOOOOllOO 1.1000(1000 ouOOOOOO 0(1000000 00000000 
i 01 000 uOOOOOUOO UUOUOOOO 
4 1(, 000 OllllOC/OUOO UUOOOI01 
b 11 OIlU 00000UI10 OOOOulUl 
H 10 001 1I01l0UOOli OuOOO010 
10 11 0111 000000011 OllOOOOlO 
1~ 10 010 OOOClOO(.lOI 10000001 
14 11 011.1 000000111 100uooui 
If.) 10 011 000000011 11uOOuOO 
18 11 011 00001.10011 11000000 
20 10 100 000000001 11100000 
22 11 100 000000001 11100000 
24 10 1 u 1 OOOOOuOOO 11110000 
2b 11 101 000000000 l111uuOO 
2~ 10 110 OOOOUOllOO 01111000 
30 11 111.1 00000000(.1 01111000 
32 10 111 0000001.100 uu111100 
,Jq 11 111 000000000 00111100 
3b AU 000 000001.1000 00011110 00000110 0000011.11 1.11.1000000 uOO11110 
38 01 000 000000000 00011110 
"0 10 000 000001.11.100 00001101 
q2 11 000 0000011.110 00001101 
'''~ lti OU1 000000101 00000110 qb 11 001 00000011.11 001.100110 
48 10 010 000000010 10000011 
50 11 010 000001100 10000011 
52 10 all 000000110 01000001 
~" 11 011 000010000 01000001 Sb 10 100 000001000 00100000 
58 11 1110 0001.101000 00100000 
bO 10 lUI 000000100 00011.1000 
b2 11 101 000000100 00010000 
bq 10 110 000000011.1 0001.11000 
bb 11 11<1 000000010 000011.100 
bS 10 111 000000001 00000100 
70 11 111 000001.1001 00000100 
72 00 000 000000000 10000010 001.101010 0000111.11 OOOl/OOOO 100001.110 
END OF FILE HEACH~O ON INPUT 
SIMULATIO~ l~R~JNATEO AT TI"'E z 73 





Example 5: MINICOMPUTER [52] 
A description of a simple minicomputer is given in Figure 5.5. The 
details of the minicomputer are given in the Appendix. Lines 
2-4 in Figure 5.5 describe the registers. Lines 5 declares a memory bus. 
Line 6 declares a START latch. Line 7 declares a four phase clock. Lines 
8-11 declare a Increment (by 1) circuit. Lines 12-16 declare a 12 bit 
adder. Lines 18-19 are CPU initialization •.. ~~ne~.20-~3 show the FETCH 
cycle. Lines 24-25 show the DEFER state for Indirect Address calculation. 
Lines 26-27 show the OPCODE decoding. Lines 28-43 show the microperations 














1 () : 






I 7 : 
P': 














< to t: > ... A" ( 0 : 7) , ,. t- If ( II : 1 1 ) , "1.l1J : 7) , Ace (II : I I ) , )( (0: II). 





< J L> > t I.: = ( ( ( ,: : ,.) Ill' 1 ) • 

























Hgure 5.5(a) (Continued) 







DDLTRN and DDLSIM programs are cu~rently being tested on SEL-32 
Computer System. The output of the DDLTRN is suitable for logic genera-
tion. The output at PASS 6 and the Facility t&ble are now bei~g analyzed 
to derive the algorithms for logic synthesis. With the logic synthesis 
i programs complete, CADAT will be a true automatic design system. 
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This is a preprint of the article to be published in the 
December 1979 issue of the "Proceedings of IEEE." 
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OF POOR QUAUTY 
Computer Hardware Description 
Languages-A Tutorial 
SAJJAN C. Sill VA. M£MS£k.IUF 
Ah,,.,.,-J ... u toI,., .. ~,. ....... h km .. ..,..a,rII1ILLJ 
10 nil''"' W "eon"'''' I. Itnn, 0111 .... I.tnlle"", eII.,. .. 1 h,rd. 
• , ... df1lpu, .. M h,d ... ,. '",,,,110111 t"PII" (HOLJ 10 detCnbt 
11M' 171M'" ... ". art' "........ AJihoup HOl" ... ~ on,uaalN II • 
..... ". ot Pre(. t'11 cone..., OtIC",'.,. 01 d.,,'11 ... td ...... Ott, 
..... louN I \'IMr, of .ppUcal ..... ' NCb u ,men • .., .... , Manu" 
IUchla, lope WIII"- lerll'l It •••• pul ........ few aft llIIlOfrUb( de. 
.... .,. ...... etc. "l1ullllllonll "pc. """ldwn HOL", u •• hllliooll 
for "'nt.", ... lAd dOC1 ..... "IIIIOll. nt capab'hhet aNI 1"".11-
IlOftl of IIDLo, ut IIh.CIIIMd •• kIn, _ .. It D. ruKlt'l,,," 10 .. Irel I. 
HDL 11w 4hl'lCIMIN (or r"I.~ .o.k u4 lu _"leMPe ltIb1tap.,.., 
... ,..,.., ... 
I. I"T~OOL'CTIO" 
A S\' dlptal .~ ... m c.n bt dtlcnbtd III Ihc ""Jowin, ... Al'nels of c.ompl .. :ty 111-141: 
-I I alao"lIunlc 1",.1 wruch .pteilltl onl~ Ih. aI,onLbm used 
by Ih. hard .... r. for Ih. probl.m IOIUlion; 
~) I'rOCtl101 m.mory .wnch IPMSI 1 .... 1 whach d .. :nbt. 
1M system it, terms of prounlll, units. memory com-
ronen", penpherlu.lnd ' •• lclunl ntt .. otkJ~ 
31 I1II1Nel,o .. II.,,1 (pr<>&rlmnun, Intll ... hore th. I1II1NC-
ttOni Ind thtll inlrrrttlllJOft rWtllrc sreclr,rd. 
4, frClster trande, lewd when Ihr rtlJsltn Iff' IYltem elf'-
m.nU and lb. dill Irar.5I .. btl ..... r. Ih ... rrpslen Itt 
lpecifled ICcordUl,lo lOme rule. 
~) lwirchln, c"eult I"C'I .hrR thr ,,'Stem rtructure con. 
IISII of .n ,nl .. conn.Cllon of pI ... nd nlp-nop •• nd Ih. 
Dehl'llor.s ,Inn b" Iltl of Boolun equ.auC4\s. 
6J cucuit It"el whele the prn and r.lp.fiop, art replaced 
by the ('"cull ,lrments such as tranllSttJtt. dlodfl. ft. 
IISlon.ele. 
LOllc cII.".m. and Boolun 'qulllOn. hav. hotn uS«! •• m.dll 
or hardwart descnptlon, TnI' complull)' or thfst medII in-
eTC .... IIl'iJly U Ih. J)'1I.m compl .. ll) 1/IC" ..... nd Ib.~ Itt 
not con"enaent to lupprrn Ihr detaib and 'hU providr ac. 
curate descnpuons as ., moye Into the t.iJ,hrr levels from the 
,witchin, cucuit It't'tI tlud"IIe des;rirhon bnrul,fI 
(HOL's, holved II I solUhon. Althoua.h Chr UK of ('ompuler 
ori.nl.d bnaull.' I~ d .. cribt dllilal '1'1I.m d.lIln can bt 
IraC'f'd b.ck to Shlnnon', ",olk on s"'''thln, CLlcui's 1'1 1939. 
AiLen's work on sWlLchin, Iht'ory an lhr IY40·s. the fOliC' 
c!al",m," M.I.T .• nd NBS 1ft Ih.la" 1940' •• nd Ih. nlp-nop 
• qUlllon. in Ih. 1950'. lSI, I •• non'. "'ork 161 on I 10rm.1 
HOL probably Inillited the contrmporary intrrrs. in thlluea 
01 ..... areh. An HOL u IIm~1I In Iny o:htr b,Jh4 .... 1 pro. 
".mmlft, lanau ... (HLLI and prov,des I m.an. 01 
"hlu.In.", f'Yn",cd '4,,, J'. 1t"9 f.ftW;I .-."."'. 29. ""'. Tlu. 
.-or. """ ,urpon.4 .. , the N,llu.,; Af"on'lIhCl .nJ SJ!IC~ Ad"un ... 
".ltCHI _ ... , lO,. •• , NSC·IOS1 .nd "'AS'·JJO.. TM ."bnuUtOn of 
Ih .. r'''' .... nto",., ••• f14't f." .... of ,ft .. d"."~ r'CI:-oM1. 
1M .. ,hew" WIth th. OC'HI ...... ft' (0 ....... ' SC •• ".VA.W'''', 
el AIt~"' Hw .. JftI'-. "_ ........ 4L Jl101, 
I. precu.t yr. concase deS:IJplltJft or the l!'JIem . 
:) (onYrnen' doc\lnnliluon In ,conente \lK" m.nuM. 
Sf"ace manuw. 110:, ~ .- ' 
3) .nput of tht s~stcm dtKnpuon 11'to I comput" for 
lunuJatton Ind dCSlan ycnhClttOD at unous JeYeb of 
ott ... ; 
4) soltware Jenrn:.on al the pnprolot)'pr- Itvel. thus bnd.~ 
Ullthe hard .... re·sofl .. aff dC"t't'lopmrnt ume pro 
S 1 .neorporllion ot dOlI,n chan,.. .nd corr.spondUl, 
(han,ts In dOCtolmenlitlon. driarnll)·. 
,. dnl&;o,ertusrr (te3u,:htr;studtl.U ,ommuruclhon Ulttrface 
.llh. dtlu.d 1t .. 1 01 compl"'I~. 
HOL'. art clp.bl. 01 d.lCnbln, Ih. parall.rum, nonrtcu,,, .. 
Ililure •• nd hmml ISSUes In the hard..-.re mort' naluraU)' .and 
thut dltrrr (rom the pun uqutnuaJ natute' of a ,entr.1 HLL. 
(Some Ili~hnl HLL', rfoYlde concurRnc)" or IlmuJlted con· 
",rRne)' cONtruCti an thelt bnl\la&r elemenu. fOl ea&mp~. 
PFOR on PEP[ 171.1' An HOL ·Cln b. d'Slltlfd II • p,o, 
,,4",.1 or I "0""'0".1.,.1 Iln,u." 14 I la,h 1I11.m.nl III 
a nonprocedwaJ HOL duC'npllon -0\114 cont.1ft .14h(f .. hJCh 
descnbes the condition under whlCb the achvt:,r'I des.:nbtd by 
Lb. ,Wem.nl art 10 bt t>trform.d. Thu, Ih. uqu.ntlll ordor' 
an. of the Itllemrntt does nol ampOK tht ordrnne 01 the ac-
Ir .. ;.iu In I proct'duraJ HDL dfIC"phon. the ICtl,'''ltS Irt' 
ptrlorm.d loIIow,", Ih ... qu.ntlll ard.n .. 01 Ih. II.lem.nll. 
HOL'. art dtsl,..d '0 d.scribt bolb lb. IIruclural .nd bt, 
havaoral chlrlceenstlcs of a dllltaJ lystt'IU The fundlmtLlI' 
~I~pt"''' 01 hard .... rr 1)·II.m. and Ib •• n ot hard .... " dtlasn 
pro«" dl('u" Ihe eacntuJ fellwn of an HOL. For an HOL 
10 be .... Iul 10)01, il hu 10 pOUOU Ih. 10UoWUl, rror<rlae.: 
I I II h .. 10 h •••• n.lural .... y of dncnbl"llh. p ... U.IIIm, 
nonrt:umn nature. and tU'runllSsvn an d'J.ltal hudwl~. 
~, The ItNclure and control pIns of lht hard wart should 
he euUy dncnbed Ind prdC'la~ty the dncnrllon of the t.o 
puts be sepulted hf f\lC'. d,Yl1lon enluncn the ducnpuon' 
10 that I mer Inlemttd" the behlVlor of thr system netd not 
conC'Cr.'I hunwll With the struClure or the system. ThlS dlVlJlOn 
pro\1des the nU,lbility to \lose haldwllf. so!rware. or fllD1warr 
for the c:.ntrol pin, o:vhlche\'fr IS eC'q)omlul. 
3' Th. Iancul'. should .. ne u • m.dlum .1 all 1 ... 1. of 
IYSlem dncnpuon . 
41 Th. d .. 11JI ehln ... lho.aI~ .asily bt incorpont.d into Ih. 
descripllon .nd cont'lpondln. r"nsl.llon should be' done 
prrftrably Wllhout • com 1'1". rtlran.l.tion. This IUlure will 
~ useful ror the interaCllye enYllonment. «A Ulnalalor Uans-
lates the HOL description into an Inltrmedilte codt from 
which Ih •• unuillor and other p'<>&ram. can bt d"yt. I •• 
FIC. 1). n,e Inumedl.tf code couid tor • set of Boolean and ftJ;iste~ranlfe, eqlUtlons 1311 or I comrurer ,aecutlble code 
liI:.poLsh SInn" 1:31., 
S) Tht lI",u". should bt ,uy 10 leam .nd rrm.mb.r, 10 
ICcommoutl tht software-shy hard ... ·lte deli,"rr. tlthoulh 
the h.,ctwue rnJlneer nnnot ntdtct the softwlte' asp"t!! Iny~ 
more. due 10 the impacr or mlcroprOCHSOrs. The drs"n IYI-
10m .hould bt pombl., Ihu, neculilllin, Ih. lnanllllon .nd 
limlllllon of H[lL b. "nll.n in Iu&h.r It.dlan,.. ..... 
6) Two Ipproach" to systpm dell", art often "roposed: 
Ih. bOll om-up Ipprolch ... h.rr Ih' ,'.m.nlary compon •• u 
an combined to rorm morc complex o"n and the top-<!own 
'pprolch, where tht system is decompOStd into I collection of 
IUbsystrms unhl tt': elementary components are rnched. In 
practicr, the dtSipter m.y choose I combination or the IwO 
approachu. The structural detail at Iny dtsl1J1 Iud ",nes 
from dtli", .. 10 d"IPltr. Th. HOt .hould allow Ih. dnll",r 
to controllhe amounl of detail dUfUlI nch desl,n rhue. 
7, Th. 4eserirlion of Ih' I.", .nd m.dlum ... 1. Inl.,nl.d 
citcuil (LSI and MSH modul .. u .YII ... compon.nll should 
be 1t!&lIhtrorwI14. SO should be' the InclUSion of ntwrr mod-
lilt. II Ih •• ymm is partitioned "y th. dfficner 10 ICcomm()o 
dll. standard modul .. , Ihi. p.nllJor.Ul, should b. "Ilined by 
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S ..... I IIDL·. h ... bun repon.d IQI-176) SInce I .... on·, 
propoul of an 1I0t. Transl.ton." conyert the ducflpllon 
.nto an Int,nnedllte' crrcuublt ('ode and slmulilors to txe-
tute thll codr hJ." bun ... nUrn for some of thest lJr.luIJU. 
1(0 lin". II Dl b .. m.1 aU Ih •• bo.. ch.lJcl.nslico. Th. 
• endency has bern to tnvent I nl"· tiDl to lUll. pllucular 
dr'ian environment. tl.SJc~)· due to thr dlffu:ulty If; tuns-
ronl", the lunll,lors and simulalon on It' thr new comrut-
m, f)'strms and extend In, them to a.:commodatr the rrquu',-
m.nlS of Ih. nr .. d'II,n .n'uonm.nt. T.blr I 181 lists the 
impl.m.ntation d.ta~. of ...... IIlDL·. rrpuII.d. This hst i. 
by no means n.hJustIY~ 
Secllon II dlScu .... Ihr ullhl)' of ItOL·. in syslrm de .. ",. A 
bnef dise ..... on of one popular HDL. Ih. compuJrr d ... ", 
lanplV. is Jlven In Section 111 alon, with rwo ,.ample 
des~nphons. Two case studies Ire rrurnted: ont 10 Stlcel.n 
IIDL fl\r an uUtIIlled CirCUit desl,," envtronment CSeclion IV) 
and tbe other to lhow the uhht,.· of HOL~ in concurrent 
hardwaft-lOhware drvelormcnt (~ectlon V, FUlure worL rc" 
qu.lR:d and current rnearch loplclare dlleu,"" in Sectlon VI. 
II. BDL's IN SV$Tn.t Dr.sIC!, 
Fie. I shoWllhe ulillly ol.n IIDL in. d'lll.1 system drsl", 
• nyuonmenl. lbe de",".r u ... Ihe IIOL 10 describe hIS de· 
sip. This descnptlon is tnnslatcd II\to a computer executable 
&bll but, which serves as the source for yanous other oper .. 
.hon,. lbr d ... ", can t.c ref",ed by ,unul.llne .Ith. descrip-
lion 1 .... 1 (Loop I). before proXeedln, 10' more detailed ,unu-
\alion (Loop 2 I .1 Ihe IOJI< tr .. 1. lbe dll.·b.se .Iso serv .. IS 
I .ouret lor loJlt' t!:alI..n Ifncrahon. microcode and Int stt 
..n.rallon. lbe phl'SleaI CoftJlnaClion of Ihe sY".m foUows 
thcllmulalion and rennemenl at the lo£]( level. 
Tronslation .nd Slmul.hon of IIDi!. ha •• Men weD defined 
191-(761. i'hYStcai con.lnactlon .. prCIS ha ... Iso Men .uto-
mat.d and .re WIdely uoed an indunIY 1771. T.Slleneralion 
178) and hard ... re compil~n 112). I3ql nred funh" in-
'.Sllption. Th. y.ntlY of dr"", mrlhodol"" ••• Ihe .rtistlC 
1I.lure of Ih. d •• ,,,, proce .... nd Ihe amb"u,ly posed by Ih. 
.ariety of componcnu lYaiiable mue the hardwatC compila .. 
IiOD .lediollS 11$1. 
III. COMPUTER DE.~ICN LANCUACE 
A hardw ... prorT.mmin, I.n",a,. (AIIPl). computer de-
lip .tan"" .. (COL). dllltal sYSl<m. de"", i.n",.,e (DOL I 
and Ihe in"nacllon srI procCS$or (l5PI haw. Men Ihe mosl 
popuJu lancuaael. partly dut to their t:uly introduction at 
,eneral purpose HOL's. These llnaua&u .. ere df\'eloped m 
university environments and are us.rd in leach.inc dJlital IOlle 
drlip. New fealures ... Mlftg .dded 10 Iht.e lan,u., .. 10 
mike them more venatue. \\cU-tes1ed translators and Ilmu .. 
Ialon are .vail.bl. for Ih ... I.ngua, .. (src T.ble I for rrfer· 
.nees). Althou", .. veraJ IIDL" have be.n de"",.d for.n Ift-
duslrill us< 1S91. 1641. Ih. d.",n pro< ... Mlftl propneluy 
ill n,lur •• lh. we of IIDL·, IS nol WIdely reponed J791. 
This .. chon provides. bnrf introduction 10 COL. Example 
description. in COL are pro'lded. COL WII chosen ov., Ihc 
otben duc to itl simple structure and the luthor', r.mililnty 
wilh Ihe Ian", .... 
COL WIS propoted oriJinaUy by Chu 1201-(221. A Iran,· 
btor and limulltor were wntten lor I subset of this lanruace 
1:31. Several modirU:ltlons we.re made to UUstranwtorand 
limuillor 126) -(291. 
COL describe, the .tructural and functional pan. of a dllital 
rystrm. The llruClu,.1 compon.nl, bke memory. r .... I.n. 
dock ••• witch ... cit. are decl.,ed upbCllly II Ihe bepnnln& 
of the descnption. The functional t-eh''Vlor of the element i: 
described by Ih. commonly used oprrllo,,' .nd us .. defined 
opera ton. Valid d.tl paths are declued Implicitly 'khenever 
there U.I data tnnsfn. Both puaUcl and SC'quenual operations 
are aUoweel. Synchronous operatlons requnt I conditional 
tut lor In appropnate Ilcnal. The 'aneuale IS cuy to under-
st.nd and is hiJhly read.ble. 
AU Ihe .. ".~I.s in • COL d.scnplion are rJobaJ Th. sys:rm 
ducnpllon nr be only at one Inel, and therr IS no subroutane 
facill!)' 1ft COL. Ihus m.k,n, il unsult.bl. fN drscrib .. , hard· 
waR' in a modular fashlClft. IllS not posSlblt tC'llJlclude srcclal 
hard wart components like intcpalcd Clrc&ulsUC'S')II a descnp· 
lion. 110 ..... ,. lIS Stmplic,,)" of ",uelure .nd its portability 
multin, from Ihr FORTRAN Implemenllllon. h ... m.d • 
COL. popular l.ngu.,r. Th. d.scnplion of COL .ynllx .nd 
semantics II accepted by the present 'Venlon of transJ'lo! Ind 
"",ulato, 1291 II II.rn Mlo... T.bl. II .hows Ih. sl.n~atd 
oprr.lors in COL. flcwt ... are decl"rd II Ihe be""n"" of 
thr system deKnptlon with dtdatllllOr: IlattmtnlJ or the 
format 
DEVICE.hsl 
whore lJEVICE c.n be • REGISTER. SUb,,~ :;IST£R. MEM-
OR\·. DECODER. SWITCII. TERMl"'AL. BUS. BLOCK. and 
CLOCK. Some flamplt declarauons art shown belo,.·. 
REGISTER.A(o- 2)) R. fI6-11 
Sl'BREGISTER. FIOP)a1'(3-1 I. FIOR .,F(6-4) 
MEMOR\·.M(R'-MI0-11.1I-10) "'.mol) ... ilh 'So II bll 
"ords, Addrrss rrpster 
R • 
DECODER. Llo-I5)-G(2- 5) 4 bit. of G .re d.cod.d 
into Lo.· •• ,Lu· 
CLOCK. I'm A clo<k with 3 ph.se. 
PlO). I'(U; 1'(2i' 
SWITCH. STRT (Off. ON) A Iwitch with :! posi. 
bon,. A maxunum 01 
10 poSilions aUowcd. 
TERMINAL. B-,.'. C-.4~SI. 
DI-A'S 
BUS. Z(o-7) A 811ft. BUS L 
BLOCK. SERCOM (A-All)' -A(~-:), SERCOM is .n aI· 
.rn.te name for the 
operations wilhin the 
p.renl_. 
A DO:SERCOM SI.lemenl is used .0 in.ok. Ih. srI of Slll.-
menlS d~clmd by BLOCK. SERCOM. 
An ""C'ond,t,onlli m"'olla",,.,", hu the form 
V.riabl. - ExpresSion 
h.mple; A-I.SII,J-5)-COD ~ £(2.0-2) 
A cOlldwOl1,t m,c'oU.'tmtnl hu the forms 
IF tcxpressJon, THES (microstatements) 
IF (expression, THE!> (mieroSl"ements) 
ELSE (micros"lrmenl., 
Exampl.s: IF (A'L'Q'S)TIIEN (R-O, 
If (C· .... t··D) THEN (R-O. Z-O ELSE (R-II 
Con~ihonlt statements may be nested to Iny number. 





Sprc,~1 oprr.to'J can be ntabhshcd by the user th.rou&h I 
l<I'u". ,ubproll.m. The form.l" 
·OPERATOR; Paramrten·!>.mr· 








A ."".r o~ .. rt" " ... , ..... brio •. 
.ornnoR, XIl-4,COl'!\r· 
;,lrUI.,lO·OTlll!>.tXII-H'I, 
ElSE ,IF 1.\ ,l. rQ 0 Tilt'" \'11' :.-1' O. 
[1"0 
HSE t1F1l/:1 EO OllllP; 1\"' 1"1'0· 0' 
ELU eXII"'O''''O,",RETl'RS 
Sntral common'y .. ltd "['IC"t.ont .labif' II t an andwdrd 1ft 
lb. ",IT'''' COL ""I.lrr 
h .... pl ....... C"TLP, ~4'''DO'B 
Tbr CDl TR .. "SLATUR pr,iom., I .,nln c",,~ of Ih. 
d",nphon 1114 " .... 1110$ n ,nto I 0:1 of ubi .. In' I poillb 
,tun. f"t'flflm 
Tbr GJl SIML'LA TOP. ''''UI'' 'he ""IPUI of IN "",. 
lator 11'-' ca. ... tctrpl IUI'IUUUon Pllimfttn Ihrou&b chI 1,,14 





l:,,4 10 1-'.IIIhabu rrlJ'lrn an~ mrmor). 
r'O\',d" I brudr;un.! rnnloul of thf 'rIC .. 
fwd ",,"Itt In.1 rnC'nlo~ conltnll Ind '.Itch 
po.:ht\n.lt chI dual''' cl~l or L1bl! 
L"bict wt 111\1 '.lId~ ro"Hwr.a 
Rrltfl Iht' C'ar~.t" Itth.""" of thr ,u,u.lIlaon 
paramrlC'n 
SIV.t:LATE r'DW.JrI lb. rllrt ,n~ IIOP ,ond.llo., 10' 
samul.tlor. 
CDL Clft ~ I.lM'd 10 l2~nt'tt' I:.."'ftrir Co \orf'\> .oJ!'rlu dlll'al 
rUI..... T-o ... ",pi. dncnpllon, arc p,o"J.d ~Io_ I" 
u;.ultnrr tJUI fralWt. 
E~.rrt"lt I .4 S,'1I1 T.(I I (,'wt",('",tr.,,· 
A CLF" .. Ult to ftrl.er 'ht con'tnu o! • 6 .... :t frIJI'C'f ~ to) II' 
,.(,". comrlrrntnt _111 ~ dtl~aN~ 1he cO"'nrltmtnUUon" 
dOM 1'1) th. _ra·lno .. n C~)'.;omr·1C'nwtl'llI.,nlhm .I:I"ln, 
from ttl' If"': LllNfaC4.nt •• 1 cf k. cor~ Iht bin n the) Iff 
hU thf h:,1 nonltro bit. (omr1tmtnt tbt bill .her tht hnt 
~OlUtro bu. t~ lb. mOlt u,ru!l"n' fnd of lb. 't,drttl 
F~, : '~3.1 the ClItUI1 Ill": .. t COL df\Ct1rUO!'l. A l·bn 
.. "un C' .. ultd '0 eOWlI Ihe n~mNr 01 wI" .... r-nop s 
UI~.UI" Ibt COry fS·OIIll~ (u',PLBILST IS·II,aco, " 
I-11th 5""1 wed 'tC' Ilin thf comrirmt'nllh:lln rrOCt'll SUft-
rnt'nlt :.1. and ~ dncnbt' thut h':lburJ. Tbf control CUCUIU')' 
lIIc1lold" I t.ncJt pbUl' ;!~ k /' and • J ~II Ililt rr,Jlltr r 
tSlIumrnu 6 And ~. f-,,) st.o .. , Ihf' sarC' d1Jlllm lor tht 
control C,,"CUI"')'. The ccntrC't;u _IUS 111 T-o 1I.rt' "lor.l II 
III. S. II "If ",,!ltr. S"" " on, Iho C' In~ S aro cl .... d. Vld I 
".aIr char,t' occvn (SUIrrnt:'!t I. AI Ion, IS C"'::: ~ .hl lhlfl 
a:.,nal D on SUllmr n. «> 4"cnNI .h, fir .xen or cor)"in' or 
,omrltmlnhn, "cord 1ft, '0 S-C, Of J SNf lh" .hl CLlCUI.I· 
lIC'ft of Ih~ rtp.Jtrr R IS du.:n~td ut.:ftlJ .ht conCl"n.t,or. 
0rtnlOf', lI.'bfn 1hl ;<"'4,::"U rca.:hn ! Iht ,nfttfoUrr Jocs to 
7.0 Illlr.rhui (vmplrl:r.c thC' com;lrmtnt.Tlon 
COL. bc'Jn, I nonprocr,juuJ wrUIIf. nalull" L.btls .and 
~rf\)rms .hl acu'-ltI(', cOf'J't"ponchn, to Iht Ich"(' I.Il'od lk h 
".Jch f'nlu.atJon D .allwl C) ,It (l",tlTl, ,-rnwlhon.lht "Iurlof 
R, C',S. and T 11' ,oquo",dlo be Ol'Jr!:1 ,I .. ,,, I,bele)"e 
CSUltmtnl II), Tbt '.IICb IS .utnrd on an (rod," I (SUrrmtnl 
J: • R u 10f1dt4 WIth (S " (Iubs...:nr'I l1ld., Itt' Ihr but of Ihl 
"umbf'r. lb, nLlmNr 11 dr,am.1 If nol lut-"r:ptrJ. Inlh.aUy 
(SlIltrnfnfl IJ.14, aniJ IlmulatJon II rrq",,,.rd fer :0 libel 
()"d" With 6 bbC'l (')lelr n.:lUhon rtpC'litlO!U to ,u~ In ac" 
Iitt I.bel k(oft ItrmuUun, ." • ..n0., thr I\rnul1lJon ft-
JUUs. The contrnts or R ,-) '. It Ihr ,"d of thr lIMI cyelt 6 
arr Ihr 1.0', comrlftMnt of Ihr or!,J.Ir.1J coni tnt. ,051 •• Itt", 
and".hn, Ihl ",lIdll)' of Ihe dtsl&n 
Thr <lock Ind liN. <~" .. "" RlSFT and 11 ... lo,d.d 
_"h (lll., h' 4tt' III"., lho cono.,ondll:, umulal'on 
mule. 
Tht COL dtlCTlPuon lI' fll : \tfT" II, comr.:t ."d prt-
aN drKrtrtlon or lht' lU'\Iclurt .nd bchl\"~' or ftlt huJ.I,. 
/ 
ORIGINA~ PAGE IS 
OF POOR QUALITY 
£,.",,,,,: A M,ltlr""',,,,'" 
F" , silo'" fh. IINrlural d."tls, IIII1NCI,on .. ,. Ind ,h, 
COL dtt.;nr1lon of. mlnKomr"ttr I~:I Th, I"!tnJ(omruttr 
hal ,:56 "ord 1:,b.1 mrmof)" ... nh." ~·bil mfmon ,d.sffY 
~'"ICI «\tARI ,nd • I:,M m.mo" ~"If .. ",.,Ier IIIBRI 
Thrrr 1I .ft ...... rf(11,am ,,,un I" ,,('". and ar. ."wn..!AtO' 
eA('C'! e>f I: ~," ne Inlll",.", 1011>: un,l ,,,LI:'It,, .. n 
tbf ,,"'pulnJ, hC'lm ltlSR .nd I J :'Nt A" rr,.:",." .n4 rUII Ibe' 
,""In on 10 lbt 1 :~tl ill'S ThC' Ir.,!r"cltons C,,:'III\' 01 • 
J-b.: Opel.IIOft cock.'~ ",4Jrct aJdnll n., bll.lft.! e 14d'N 
btu Th. IrPlt"""1 drtcJl,,'lon u CHo.utr4 tty chr SU!tmr"11 
1-' of f" ~t~1 ThelllSunc>lnrll<111) dnr"bcd.o~llIft 
lIIe Ill", Inti ''''''Pllon .".'0 f" 5tc. silo., Ihr d'llIIl 
of thr In''ructlOn Ml SIAlt'mtl"lt" Ir. fl' Sib. dncnNI I 
START ,.".h, I Rl'!I. r •• :<h 10 11>":'" Iho Rl'-'; STOP 
IlIlr. IJ'\.J • lhrf't' IUlt ,.,.lth ft'lr In.it:jll11, ,nJ1n.CIlOft fIlth 
,rt. ,n-brrct .~J'r" (o."'m;"ul.ltoft I Otfrr, 01 1,\.1 ("culton 
" t rhUtl SI.ttlMftlS S Il"Id t> rro\ldt Iht :l'll1N,;h('\ft drcod· 
U\I 4U.lU Thflr I' .a "rhuC' ,10:" r ISlIltrr,nl ", _bl('h 
Ictl""n lh' ""duo"..,,,,, conlr"'; Ul\:t I",. ml"" c)elr con-
tull- "t .. r.un'" c"ln nt' (OfnmrntS ~" Ihl ("Ill ",,,,.Plto,, 
_"'MI:" thf .,hb (')dC'. (Hfr: "Cit. and Ihe [If:U!~ ",elf 
for II;'" IIlUNctiOft •• ., '-4d, l.~O.I I f,ro,um It a~~ Ihl 
'OUf nwmkn 1n IMInO" louuOft' 0.) and rllef Ibf' sum aft 
loc.flOft 1 n, rruc:am .. Il: br 1:x.1I4 In mt'r.to"" i.xAtlOftI 
10-16 loutlOft" II .rullalutd 10 .) Ind &nCTfmrftlr~ ~y J 
rICh 11m. Ihroulllih. IoC>r, and 1O".d lor "f(' '0 "",,,,,,It 
lb, Iwmmln, O~flUOIl Thf 4al. ,a,l,," It"r &('""11 b~ &n tn .. 
dnt'':1 rt'f"n,.,.~ c TAO- f' to !o.:.lton 6 .hacb lJ In.;tfrtlt'nlt"4 
from 0 b. I .. ,,, I'IM I"",ulllihe loop f". ~td.III ..... I"O 
procram 1ft .,wmbl)·. bl1l..".. 1~4 "nama.! 'orml f.,. Stel 
Iho","s thr mr"h") mar !\oIU t-ttOfr lbl tncultor. ot (ht' rro-
pam Trul mrmo="" :U,,, II1.;m"lAft'4 b\ Ihr 1..OAD eo~ur.I"" 
'Of Ibr COL '1",,,, ... 1(;, fSUlr:nf'n!t 4) .... " In FI' 5(t'1 lhe 
"r"cum ('<"u.n'rf U Itt to 10 .~tltC'm('nt 46 •• Ih ••• :t:b II 
11,It'H4 0" .SlItt'",,,,,1 4:' ar.d tbt SJmulifor n rrq1H'ltf' for 
:00 11M' ();," ,Statrm ... ~" ~ .. tpulllnJ lI'yrraJ tt~lrr 
(ontfnU ISt.ltft"ttfl' 41, If f'1:h 11M: c~tJr Ttlf SIJ'!'luJ.atOf' rt-
IU!h arr slmJu Ie- thr t_c's ,cmr1rmrnlrr t'umr!' anJ art 
..01 "'" .. ,. (Uf th' ub o~ tfty •• ) II Ii "Idfn! !bA: thr rOl 
drt;npli"ft (\( thr r.ullu:om=,ulff It conclH' .and mor, prtc," 
Ih.1l an~· r.llul&ll'f\luarr dncnrllon could bt, 
1\'. S, L[rT10~ o. HOl 
Ou' 10 Ib.lallo numbct ,,! IIDl', p:opOICd, Ihe .. 1""0" of 
IA nOL for I r'rtlcw,: dn:.en ~"YlI'oftm'nl M .. orntS I non-
tn' l-Il luk Ahho~,h Ibt IU\I:lU!t' 0' Ihr IanIUl,t. thf' oJtf'r-
lion ""Iobblf. Ihr cap.b;.1;tJ" or Iht IInf\l'~ Ie de..:nbc lhr 
dn~ tft I 1('II;:ClI m.IIMr Irt wporunf cor."~f'nhOtlI. tht 
.mr~r",rllr.la(\n l'-I1.In uno 10 O"tr."1dt .hrm Onr , .. :b Mlf't-
UOf'l rto,I\' 1\ dr',~N~ urr aJQnl' .1Ullhr '~Il'm "('~nrllon 
he ",h(\ .. , Iht dfllJI o~ Ihr cC'mrLllft I.df'~ CIt'"'" .r.d 
It It ICAI)"T, ,\sttm o! IhC' ~4S.~ f."t\h.:t Sr." FI~t 
C"C'FI!C'f I ~vl 1hf' dt,.tP;~t anputt It'lc dfl.l:ii o! Ihr 1(" 10 
("A04. T 1\ I Ifl or Itln.!ard cr!.J.s 11M thrlf 1:"Ilrr';('Ir.rw;llon, 
Thf \flnd"d nil wl«hon u dc.nt' m.Flua.lJ)' from. 1I1:"I4"d 
aU lJbrln, lhlt dtKfI~rt01l IS ,I Iht 1011' d •• rum kwt! Dt· 
t.a!.ltd J....~f.K wnuhtlon In~ rtflnemt'ou Jrr um-" ""Ion (he 
dell," Tht hn.al dr-lien" lIIp..1t tCt tht 'dtomatlc I", .. retor 
rrnrralJt'n .,,101 flII~rmre.t ar.d rOUhfl., proenms. l"ht' Ie rnu~ 
p.tlr!"ft Itt,rutK'" " donI' Intt'l"uytl)· Ind. M"a. IraJ) US 
and rttform.ncf l1rn ... :"tlon Irt dont MrO~ flbr.clhn, Cht 
mht 1 hr lut 1_0 I'fpt 111 Ihl Ie hbnClhon Irt thr _Aftl 
rrt~'n:r., and lh' (.n.1 tntllt& 
AI prt'l.tftl. tht ~ntr.tlon o! I""" dlll1l.tn' anj ChOOIlfl, 
Ihl 111""&14 ceUI hC'tm Ittt nU Lt-u!'l for Ihl' dt\.lm ar, done 
rnlfhlaUr '''If'111110n or a h:,,~-lt'wl deslen l.n,\&4.", .. oul" 
brlr tht dUtlntr tea I:r.t\i!.a,,. hli du,," If.d "h,..r 11 at I h.J,h 
~C'I tot'fotf '"Ifnnl tu, dC'S.!Jn Into Ihf COi"~t ",IUm Thll 
rcqulfn In Unl "11h • s.:m\.lttof .nd lop, I~ IIlhfl.!ltr ,bud· 
.Iff ct'mrI1'f) thlt pone'r.I" thf IOJte 11ft IIIrul ",Q~lrrd br 
I ~ 
/ 




0401o~ ."d noftpon.bir ItDl loh."... Tbt problrm of 
ft(ttUlDpj'lInD not'hon. and ,t",~lurfl ,.,11 bt' H'd",crd to)' 1M 
Ullloduclaon of. ,~ ... ftlI1O 1.0,u'I' IC'O-';V.'" 1)1.15=1. 
Tht 'oUow,,,, Il.n~fhnu an Ulld ,n 'r!rl'ln,.t (O-"LA~ 
" COSlA.' ... 1101 ,urro.1 d'''ln. d .. cnpllon .• nd .""~U· 
bon Of .t kut tJ'I,f totO"U'l1 "I"~' ('Of ~'trm' ,Itt ncl.or~. 
"'1lS'·.;r It".or .... rrocC'lso:'\. mcmonn. procnsor IYIlrmi. 
:) Any Iyllcrn m,~ t'If c.1apuyr-! f'U tltber 
at • nfl.~r" sln,eh",' J''''lptlon Of 
b) I leb ... "" dua,pltOO 
31 CO!l.LA!I. IS 10 .... ,et 
I' cotnr~urr alehaltellind 1000C """"eB for rUlJ'OtI of 
tflk-off nplot.lroft ud opum1UltOtI.d'~p "rnrSUhOft. &ltd 
ddI", doculMnllllon 
b. rt"eml_ macro-. In4'rphcat.oo proc,.mmcn 
c) clfCtron~. pr~Y""Oft tnlJARn. 
.U m&UllrnJllcr rl\l1Mfn 
4) COSLA.S I) nlll .nd Km.nl", ml101 ,upporl 
1\ w.C..,."".d J<I,nr''''''' 
b, machAn, PUUh,. Utttrpl ..... t.a~ft. Ind "",,,I.tIUG wilb 
'"01 d.tt;IIoft 
c. ~Ift;'ffbc"~n of comp". ,Ylltm ,lrutturt IlIcS 
'''''<lIOft 
d, tI,,,,,,on 0: d."", .1I~rt, 
It ,oDtrol ,",CI the lnd of IMUUIJOn at _h.ada sub-
IYII.IDI aft dumbed 
') Slmul'hon control 
51 CO!<lA.S .. 10 be ... Iu.ted III Irlm. of bend,l1laR •• udI 
U "IndareS h''';hOr. dCCUfJUOM. umr optutot dC'c1aUIIOIlI. 
Ie due nF UOr.1 {ll';.ludU11 m.noprocn.on, •• nJ dfl4D dHenp-
"" .. (III<lv""', a 1DllllipfOC.uor "".m' 
n. bw< &UII 01 COSlA' .. 10 ploYid. a """I~' 1111110,," 
b_ laIIfW.Jr ..,U, the c.plblhIlCt. of lUJ,mfnhni the buac 
I)'lItll. wub tbe 1r-:lrIC conltNCU wHh thtn own wmllllbC 
&fttrl'pt1'ut)oa.. u If'qVl1tJ tty the enYlIgnmcnl. 
Tbr .lIocKney of lb. CIOl soft ..... Ikrelld. on II, cfr"~nI 
_ of Ih' beal computel on "tu:h II " •• d ... lore4. H.",-_ 
1M IOft .. art ttnd, to be m.ctunr dtptn4tlll. m .... l1I' I' (aul,. 
noaport.bO.. AllhDllab 1"-. tfh:~n .. IUII.n 1:8 I I( tI ... 011· 
Wire " ma4c porub-lt. I wcU~ocumC'ftltd fUhwlte pack-... 
'.so.nl With. cooJ. d'KYlSlon of tbe al,ontbml uKdl II • 
_CUI!),. Sntrll 011,., ..... of ", ... llIIllOn. <OtM be 
IdtIl"r .. 4 
'roc~unl 10 an.aJ),,, the HDt dr~-npuo1\' of dlr;JlaJ., .. 
lUll' 141 .rt 10 bo cI .. rlored III old .. 10 •• 014 .. mulollo. o. 
II .... " lNnomll' .. mlll.1I0ft co... HOl'. arr 10 be clu"",4' 
unprow" 10 ."ommC'dltr ~u~r c'J«.rllor\ of LSI clIe"." 
... eI """OPlocell"" lUI. (841. S~II.bolIlY 01 Holl. 1/. 
1uI""p" (0. moe'0l'foc ... ", wft ..... dntlormCIII US, and 
ueNltC1W't cornruuon nttJl U1VUll,U.Oft 
(omr.ruon "ud ... 01 Hll and IIDl",lh r"rr:llo .... of 
p~ol'&mmlJ\'. t'" of undrnundll\"- dC\(nr'lo~ lrn,a.b. lim",· 
"U~ cost Ind rU""n,)" are rrq",.tcd 
LOlJe f) nth-til' hom thr HUt «!e""nrtlon 'l not .tll Jr-
.. 101'.4 11 ~ I. 1391.1 '91. 1'61 D.:oml'Ollhon of I~. d',llai 
I'Ystrm to accommodate thr LSI ar:d "51 comr~Mnll and 'r· 
t&lIUr., HUI 4rcomf'VIJ.lI0ft hll the hnal IlI,e an 'he del:p UC' 
or ruamO\lnt Importua The at..I11)' 0' the rro.;rdl,un to 
... rrb Ih.ouJh • ~bllll of ••• ~.b\f 1(", Ind Ih. Clr.b~lllti 
to Iccommodlotr ,,~.,. mudu)u" IiCcrWry. 
Tlw ."ulablhtr of Inrl.pe'n"yt prouuon bal Incrra.ud the 
poruanlY 01 dUlnbutrd rIot ... ",. 'yllt"". Tilt !tDtI. hi" 
tfl~hon.&Il)' ~un du~,"rd for. smcJr procrllor cn"uonmtnt 
and ~d" the h,dltlu to d,"nM the U11r",roc:cu-or commu~ 
CltK)l'& St.&Ch 'h~II)·.-..!l ml"t the HDL mOT' III,ach.,.' 1&71 
Tbt KCCpl.bw,ty cf a" HOt for. partl,ular rnvU'onmcnt 
Ikren4. on III cap.bullICI 10 Iccommod.l< Ih. or,rallOn. 1ft 
tM ennronment SlllU thr ma)ontl of HOl"', .,.t c1ultnrd 
for a pa.hcu.lar rnt")ronmeft~. thry tend h. I;r Inl J1.Illabk fOf 
O1htl fnYUtlnmrnu. for c'lmpie'. I H Ol 4,..rl~4 'ulh I 
,01' 0' tffK.enl hl,h~twl deKr.phon and 1,,"IIIJ1atJon 'lroutd 
hardly nut 110lJc I)'ntt..u\l en""ontntnt. A ChltlrICltr •• of 
".~Ibk HOtl. accold"" 10 Ih." unlktlY"'I ~'" '01 bo· 
luY>Of ...... lk4. 
"11 CONCU'SlOHS 
Tbr capabllll," 01 Hill' ...... d"" ..... d A bro.f IM'"",,UC-
!Jon lu one ... ,b 1./11'1'" IrOll .Ion, .,th ,umpl. _np-
1t0N _rrf ","en. Cur ,"adlCl fur "IrClIOft of an tlOL I"d 1M 
UU' of UOL '" bUd-.rc IOIl.lre drulormcnt .. ere IIW'''-· 
The If til 'or h.tnhrr &l\yt,I",IIO", .rrc utc.lllflfd. 
Actcl<OWlllI( ... n" 
Tlot .ulhol wl&htt 10 Ih.nI. J M Gould Ind P. H ... 101 btlr-
f...t d'''UN10ft' dwN'l, 1M ptrP~It1on of UUI plptr. M,chlPft 
TreMoioCluJ l'.,''''l1Jly (omrUltf (tfttff for pr~"hnl 1M 
ctlL Soft ...... lilt C lllandlrr fOI lbe ..... U"". III P''P.'" 
hoD of Ih' IUftw.(rlpt 
Illn., "en 
Ihf ... ncn Ill-Ul .ft coUfCbon. 01 plreR RtI.ttrlUI 
/UI. P71. IIId IU1 also plondtt" ....... b,bboPl>tucl. 
II t '" I.' $ ..... , C'HDL·. Ap~Ift'IfM. ...... , 
,:1 c"...,.. ••. _. 1 .... IJ C~""~I ......... CttDL'" Ott .n,. 
III C.,....,..-. .• Ol II.~ • fHllL. Ar",tCllao_, II.M I .... ., 
.'. ~ " -.. .. " •. A' ..... ,... ........ f tel"" ., ..... ' .......... fot 
."", ..... , (Ct .. ,..,", ••• , •• 1 .. ,un ...... ILCI T,."", C...,flt. 
". C Je r. I)'."" fit u", 
1.1 I S II". ·~'.""I., n.U., ........ t ,",,,, , .. "',"_ .... ,.. 
AU C~, ""~fII . rr 1It(, ..... ,: 
161 ... l I~~."A coJoP\ .... '-fl' •••• lUI w, ..... .",', ...... .. 
:~I:--...... : .. '"'" F •• JfJfAI C,.....,." C4tfllf. r, 131-12-
1'1 It , T ....... U." $4'e1t C~ ... ,.,. A,.,.,,.,....., "oc ...... t.,. JIOJ Hu"p ". CL I ,r :)J.:U 
'1. S G ~ ....... ~' .. .,f 41 ........ 1 ••,lIIt,.·· .... tI'"I" •• h, .. Ail ~:~: " &. .. L .... SoUl .. It.,. "')(..-.01". h.".-.". A.i ... ., 
I" c.. N .... .., .... , H TIUt'~ .•. /Ut .... ' .... 0110" '.'WlI ..... . 
~,,:.:~;" '~~f.L .... ILU J • .-u C"..,.., "' C lJ " '''I .. 
'all' , H.lI.~ c- a , ... no •• 0.,,,., S,.".,.., 1It1~4..,. 0.-
,,,,,., .. h~-.4lJ,,ffI" ~ •• \0#' \ilion,. 1_", 1111 :.:~.s;.r··~:::!i.~~'l.-·.~ ,., s.~ ,"HDL.A,.. 
lUI" ( S..'''WA l ~ ....... ~ I j H.N .. "'" AHt'l 'f'I ....... 1 
~:';~~;:.;' ........... /#PN .sUM T .. ., c"..: c ..... ,.., S .. ., .... . 
lUI T. 0 f'IIt'.,,_ -ALr., A",,,,, .. 10 ,~,.. ........ "&ala 
~.;;~PI";rt .... DfI F • ." ~~ I££l C....,.., C""I. PI 
1141 1 0 '",4-... IU S C v."" ...... '~ ... d ..... ~ .. c 
...... , ........ ...,.IOf ,ALI a fJ" 'LLL r,..., c_,.' .... 
C lI.f' ,.., ... 1)., ........ 
Iitl , .. 0u''''1"_ "TM ,.t.Ct1,.hoa ........... 10«. &f64 ... 0 ..... " 
l .. r .......... I.coe, of ........ cu ...... '" .... oc ........ r. D .... rt •. !-::. C., ............. .c-. l..". r ... "' ........ tA .• rJ"OO I ....... , 
116' -."A .... , .... 'of' 'M IIInc,SiNIO. 01 'II"" ... ,..'" pt~. 
""'.",.f"rrte C#.,.Aw,. "~~.r' '1", ••.•••• 
'"1" • f, ........... k (,dUl.··"n.lJS ,....,111 •• "'''' ... , .. .. 
.. ....... 'f>'f ..... '1 ,".1 •• ,. .... fWI .... ,,.,.,, 1., C..-' CHDL, 
A~,,~.tw:Hu ,. .,.,: at .. , . 
1161 I U Cu'." ., eO. ""'(· ... r ...... tOd ., ... "" .......... rr« 
I ell " •• r C~"., Cf1I4/. pr ZI'!·:" .. ~" 
.. " ..... " (; •• or L .... N""'I .• ad t., ... ·-CA.U ___ "lll11r I.j th • 
'CHII:htf't ....... k1t".1 ., ........... :. , •• ~. ",... I,." 
C-P.I.'" 
1201 , C .... ··M UCoOl·h. co.,., ............. , ......... c..,. 
"""'. A .. C"-... , M.,. .. ",-OA • I'r ..0" ..... 0., ••• , 
1:11 -. C,-".,.,., Orr ... ., •• "" .. 3 ItI.tr,..ctr...-fllU#tl lap.. 
~< •• u,_" I· .. "IH.' tlah '.'2 
1::1 -. ··t .... , ....... Oom •• "' .. h UI, C-O"',.'" ........ lt~...., •. " 
w.., ........ -.. ....... ~ ... ,. C •• t'f. 1tc~ ".,. •••••. M .. _ 
:'.' 
UJI C •• ,. .. n •• ,. -r .. " •.•• .." ."'41 ......... I"", Ih. ,u...,.," •• _ 
M'" •• t .tfft.~t~ ,.. .... ' ..... H).vfll I: (n.,.IC, s.cw.,. 
C .... ' .... li"',.. M."I .. " lee ••• r .1 •••. , ....... . 
12·1" Crt •. "4 ..... _, ..... ..k9 ... ," ..... f.." ,.rN: ..... ,.. ... n"",o-
I' ... ,...·. ,O ...... ,":·C.,ft'fI ... ' ~c.an C •• 'H.l'." W •• ,...,. 
1.,-1t.. R .. ,. .'.'fI.~'" I .... 
Uti - .... !ttr.ct .... 0' (DL "OS' ••• ·· ""I' Cu.,..'" s.c--.. . 
"'." .. .,' .... 41. 1.~1I .......... ~ •• 'a.III! .... .,. 
1161 , ,. H .. _" • 1.1 (."nll .... 1 C , .•• Ir.. ''CI'l A t(llOl rUl' 
~,-.• ;; :~.~I~~,~:.. ~.:;~"Ctl'.· til ,.,. I.~ AflkJ 
I:'~ T T (.,,- ....... I'.rr~".II'I ....... "-111 ... of ,W ••••• toto ••• 
t:-.t tor I "'"" CUL:· MU .. I ........ A"b .... .,;"" .• A., .... 
A\. ... u_ ..... 
1211 l M !ol..w •• , I , ... _ .... "'A .................................. In 
~74.('.~~i .... ~ jl., , .. / CHDL. A,,*,_,,OIU .• ,, tt, .. 
tl'-
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11M' C A.D4 T S)fltm n, btf'4t-N~d ItrPI~"'f.I"""n ."" 
1C1ht., 01 I ,urr.r~1 larlt .uJr If.lr".',d "r(,,:1 'l \K. f!f· 
~'ft II f\",% f" ... tote ,.ftU " ,anf'l\Jt N rrt:rcrl\ ",ru:to.J4,dr4 
"nt .• ft, thin, .... , tM l SI( It~:: ~ Itt> an IIUl ttl .. tJruJ 
N,rJu'!I r'"rtl .:.n h ,ut-lI.t .. !c4 ""It. J ~"m:,wl': 'UTI"I.-
IlO" ot Ihl tSh.' dCLU-. Uah !nlnlr.1LIIIl, n.t .!c',c."'! ' ...... r'" 
"'4 .• 'na. "" ~ .... : 'J! rn6~. b~rh., .... n .!\.! •• ~C'r r'·"'("''''''' 1,.., '.,.:: ...... :., 'I" u.t"., .,r, L&WJ ,:\ ..,;c;t&t., IIiUllblf 
Lt ..... ,.I~11 
II ,,,,"I, 
:. Iru. ", ,:' .... ·Irt • ..". 
J I wfl.'·' '_l"".r~:·~ and "'tu.h.I') 
.. t flM (If .... Jh rc~rrlhon 
!. rn04.u,nl, 
I' · ... (tnu. It u eUf'nlla! If' LhVOW' I tAl',"'." _t.l;tt It ...... 1ft. \l.Md 'l ..... hr~ .. 10 n'UI'" tht to,,,,!,:, 01 Ille fUrl\"O~'" 
Ibr ""'.'1J1' \4",,; o~ tho' Ulll', rrc'rnwd de not h.\(' I 
,unllilof ,1''' I LU1\\J"t..,r It., " ur-1o-d.lr In.! f,.f:) ",:hhU. 
U~oy,b IhI 1Ir.,"1,(, ItloC'1t ,,'U'NfllC , t.r P!" .l;ru of l""'IrHn . It", 'hr fUll I":: • .,~ I~J ,.r,t;htltJ .oyid ~t' .iJ~~ tl) Ihl 
"~I~ l"ltr"~ v! tbr ellh,: Pl''''f'1, :r. VI( 1'''''~I'' 
.- I,." '" Ix,., ""1'" ,,,, Mw't,.~ UVL .bu .. ;J I.;\'rn· 
",o~.tt • dc,",'ar!,ot'l .! lI\t rr",I(' :r.",f,., ,'t,I,P\4 "I ~.hJ. 
." ",ahUt, tht ,op~ ,rrwf.:1or, A t,IIl.C" .,.1" rtlJ\11'1 H.ft'-
ft' ltuJ "' ... ,.:rt':,n ml) nol No ntfJc~ f~ It., " dr •• ,t. ct· 
"'OftlDca, "I l At> \ T 
... S":""'I A,.:, J"'J.ir. I"d t"".t-,;,f, Ttlr .!t,rlo=,rnC'ftl 
ef I HDL n &n:t·mr~tlt .. i~hll'U! • "1'",,,1,101 .nj , 1f.ft\!IIQT 
_Ylrttn lot I' "l.n:t :~" wft •• 1t drtrl .... rnrnl rrocru 'I'f.nr, 
tht IIf1r.l"t I~""'h.rf tbt' ""ft •• '1 \l1OJ"iJ tot f"\.,r.,bit 10 
a:'OIIImo~ ... I~' Itnrr., p,n.b';'I' 01 Ihr (.\DH ..,,, •• ,. 
" t~u (I.' I.I'f" ('1'1111'.""" 4", "tiL ",n .. ,lot o'~"lr4 
to •• ull pltt'·'dl. ... ' lr.formaflOt. tor. IlIf.toI!,.or ".UteU an4 R' 
lI1an," Ihf ,orr.~~'t"r.'I.~ I..,.;, lIP:d If,alr, IU:uttf'l 1rw 
Irllermed,," tr.n .... r4 Ollipul \!lCt"tt k .mcNt", Ie. tull: 
"Mllh"n. 
UOJIIU"" The HLJL.M.,;-np'lOft \.houJd k rnu4:d&lcftC'ult' 
1~ ITn«1 Ihr IhOOU;arfIP"v 01 thl Iw,~ .. &tt, to ,n..hlt cawr 
Uft"n,an4!n, 1114 m04,,4r 4tu&A nnfa:.t.on 
A (tlatpanwr. of 1M fo"r from~I'IC11t HOl', _1111 rtt~CI 10 
Ikt abo.,., cnltru" 11.0",,,.n T.hlr III ISf', a~tbou'" wtru· 
• 11M' • doCi ftot kn4 IUC:! 10 Ihr lo&l' Irnrr"~'Qn 'nl' ,"crt .,u 
CDL d ,,,d.bW 'or m.no;'fo&!Atr. .~ntr.h"" Ttlr nCAmodul&, 
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Iran"" nrrnaon, .. h,dl car. be" t.lwd for l'I.rd •• " com· 
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AHrL 10' 'br CADAT Il'IIrt11 
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.. _. - .-
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ef Ib.tv mtASUffnwnh 'M Uti to ... f[lr·A ~\fr.: ;t!o,ralfU 
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Figure 2(a) Serial Twos Complementer Hardware Structure 
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Figure 5(a) Minicomputer Bus Structure 
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Figure 5(b) (Continued) 
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Operation I Code Mnemonic Comments 
0 AND (ACC) .. (Hem) ... ACC AND Memory 
1 TAD (ACC) + (Hem) ... ACC ADD 
2 ISZ Increment memory and skip next instruction, if 
zero. 
3 DCA Deposit and clear ACC. 
4 JSR Jump to Subroutine. (PC) ... MP(O) 
5 JMP Jump 
6 RET Return 
7 HLT Halt 
.: . 
. f.: 
!IOTE: ( ) indicates "Contents of" 
,.. 
Figure 5(c) Instruction Set 
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.' ". ~ !" •• ~~I:: :3 C;~tGL .. · .• · • : ..• •. r 
OF POL.: QuA .. ,. 'i 
PROGRAM 
Memory Assembly Bin.ny Decimal 
Location 
I I ] 
10 AND 5 000 0 00000101 5 
11 Ll TAD· 6 000 1 00000110 774 
12 ISZ 6 010 0 00000110 1030 
13 ISZ 4 010 0 00000100 1028 
14 JMP Ll 101 0 00001011 2571 
15 DCA 7 011 0 00000111 1543 
16 HLT III 0 00000000 3584 





c:::. ," '.' 
"'~ pi,) .:; ":.':. ,.' • 
Memory 
jAddress Contents, 
0 5 l 1 6 DATA 
2 7 
J 3 8 
4 -3 COUST (-4092 in ones 
5 0 compleClcnt 12 
6 0 





5f 11 774 : 
12 1030 ! 
13 1028 ! 
14 2571 J I PROGIlA." 
15 1543 
16 3584 
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